JP7249852B2 - 部品内蔵基板及び部品内蔵基板の製造方法 - Google Patents
部品内蔵基板及び部品内蔵基板の製造方法 Download PDFInfo
- Publication number
- JP7249852B2 JP7249852B2 JP2019075899A JP2019075899A JP7249852B2 JP 7249852 B2 JP7249852 B2 JP 7249852B2 JP 2019075899 A JP2019075899 A JP 2019075899A JP 2019075899 A JP2019075899 A JP 2019075899A JP 7249852 B2 JP7249852 B2 JP 7249852B2
- Authority
- JP
- Japan
- Prior art keywords
- component
- layer
- cavity
- pedestal
- electronic component
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000000758 substrate Substances 0.000 title claims description 39
- 238000004519 manufacturing process Methods 0.000 title claims description 8
- 238000000034 method Methods 0.000 title description 16
- 239000010410 layer Substances 0.000 claims description 182
- 229920005989 resin Polymers 0.000 claims description 84
- 239000011347 resin Substances 0.000 claims description 84
- 239000000853 adhesive Substances 0.000 claims description 57
- 230000001070 adhesive effect Effects 0.000 claims description 57
- 239000004020 conductor Substances 0.000 claims description 48
- NJPPVKZQTLUDBO-UHFFFAOYSA-N novaluron Chemical compound C1=C(Cl)C(OC(F)(F)C(OC(F)(F)F)F)=CC=C1NC(=O)NC(=O)C1=C(F)C=CC=C1F NJPPVKZQTLUDBO-UHFFFAOYSA-N 0.000 claims description 48
- 239000012790 adhesive layer Substances 0.000 claims description 5
- 238000010586 diagram Methods 0.000 description 18
- 239000000463 material Substances 0.000 description 13
- 229910000679 solder Inorganic materials 0.000 description 12
- 230000000694 effects Effects 0.000 description 5
- 238000009413 insulation Methods 0.000 description 5
- 238000013007 heat curing Methods 0.000 description 3
- 230000002093 peripheral effect Effects 0.000 description 3
- 238000005452 bending Methods 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 2
- 239000011248 coating agent Substances 0.000 description 2
- 238000000576 coating method Methods 0.000 description 2
- 238000007639 printing Methods 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 239000000654 additive Substances 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000001816 cooling Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 238000001723 curing Methods 0.000 description 1
- 238000005520 cutting process Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000007667 floating Methods 0.000 description 1
- 238000010030 laminating Methods 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 238000003825 pressing Methods 0.000 description 1
- 229920001187 thermosetting polymer Polymers 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
- H05K1/185—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
- H05K1/185—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit
- H05K1/186—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit manufactured by mounting on or connecting to patterned circuits before or during embedding
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/115—Via connections; Lands around holes or via connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/4007—Surface contacts, e.g. bumps
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4697—Manufacturing multilayer circuits having cavities, e.g. for mounting components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09818—Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
- H05K2201/09909—Special local insulating pattern, e.g. as dam around component
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10007—Types of components
- H05K2201/10015—Non-printed capacitor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/10—Using electric, magnetic and electromagnetic fields; Using laser light
- H05K2203/107—Using laser light
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/14—Related to the order of processing steps
- H05K2203/1461—Applying or finishing the circuit pattern after another process, e.g. after filling of vias with conductive paste, after making printed resistors
- H05K2203/1469—Circuit made after mounting or encapsulation of the components
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Description
110 第1層
120 第2層
130 第3層
140 充填樹脂層
150 導体層
160 キャビティ
200 ソルダーレジスト層
210 バンプ
310 部品
320 接着材
330 台座
340 充填樹脂
Claims (10)
- 絶縁性樹脂層及び導体層を備えるビルドアップ層と、
前記絶縁性樹脂層に形成されたキャビティと、
前記キャビティの底面上に接着層を介して接続される電子部品と、
前記電子部品の四隅に対向するように、前記キャビティの底面上に配置された台座と、
前記キャビティ内に充填され、前記電子部品及び前記台座を被覆する充填樹脂層と
を有し、
前記台座は、前記接着層よりも厚いことを特徴とする部品内蔵基板。 - 前記台座は、前記キャビティの深さよりも薄いことを特徴とする請求項1記載の部品内蔵基板。
- 前記台座は、前記電子部品の接着面の対向する2辺に沿った位置に形成されることを特徴とする請求項1記載の部品内蔵基板。
- 前記台座は、前記電子部品の接着面の外周を囲む位置に形成されることを特徴とする請求項1記載の部品内蔵基板。
- 前記台座は、直方体形状に形成されることを特徴とする請求項1記載の部品内蔵基板。
- 前記台座は、前記電子部品の接着面の角を挟む2辺に沿ったL字形状の断面を有することを特徴とする請求項1記載の部品内蔵基板。
- 絶縁性樹脂層及び導体層を備えるビルドアップ層と、
前記絶縁性樹脂層に形成されたキャビティと、
前記キャビティの底面上に接着層を介して接続される電子部品と、
前記電子部品の四隅に対向するように、前記キャビティの底面上に配置された台座と、
前記キャビティ内に充填され、前記電子部品及び前記台座を被覆する充填樹脂層と
を有し、
前記台座は、1辺が前記電子部品の接着面の角に対向する三角形状の断面を有することを特徴とする部品内蔵基板。 - 前記キャビティは、底面に前記導体層を露出させるように形成されることを特徴とする請求項1記載の部品内蔵基板。
- 絶縁性樹脂層及び導体層を備えるビルドアップ層と、
前記絶縁性樹脂層に形成されたキャビティと、
前記キャビティの底面上に接着層を介して接続される電子部品と、
前記電子部品の四隅に対向するように、前記キャビティの底面上に配置された台座と、
前記キャビティ内に充填され、前記電子部品及び前記台座を被覆する充填樹脂層と
を有し、
前記台座は、前記キャビティ内に収まるように配置され、前記台座の上面すべてが前記充填樹脂層によって被覆されることを特徴とする部品内蔵基板。 - 絶縁性樹脂層及び導体層を備えるビルドアップ層を形成する工程と、
前記ビルドアップ層にキャビティを形成する工程と、
形成されたキャビティの底面上に、接着材を介して電子部品を配置するとともに、前記電子部品の四隅に対向するように前記キャビティの底面上に台座を形成する工程と、
前記電子部品及び前記台座を被覆するように前記キャビティ内に絶縁性樹脂を充填する工程と、
前記接着材と、充填された前記絶縁性樹脂とを硬化する工程と、
を有することを特徴とする部品内蔵基板の製造方法。
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2019075899A JP7249852B2 (ja) | 2019-04-11 | 2019-04-11 | 部品内蔵基板及び部品内蔵基板の製造方法 |
US16/838,228 US11058006B2 (en) | 2019-04-11 | 2020-04-02 | Component-embedded substrate |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2019075899A JP7249852B2 (ja) | 2019-04-11 | 2019-04-11 | 部品内蔵基板及び部品内蔵基板の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2020174148A JP2020174148A (ja) | 2020-10-22 |
JP7249852B2 true JP7249852B2 (ja) | 2023-03-31 |
Family
ID=72748474
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2019075899A Active JP7249852B2 (ja) | 2019-04-11 | 2019-04-11 | 部品内蔵基板及び部品内蔵基板の製造方法 |
Country Status (2)
Country | Link |
---|---|
US (1) | US11058006B2 (ja) |
JP (1) | JP7249852B2 (ja) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US12142567B2 (en) * | 2019-04-17 | 2024-11-12 | Intel Corporation | Coreless architecture and processing strategy for EMIB-based substrates with high accuracy and high density |
US20240237189A9 (en) * | 2021-03-05 | 2024-07-11 | Meiko Electronics Co., Ltd. | Device embedded substrate and manufacturing method of same |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2014107431A (ja) | 2012-11-28 | 2014-06-09 | Ibiden Co Ltd | 電子部品内蔵配線板、及び、電子部品内蔵配線板の製造方法 |
WO2014185438A1 (ja) | 2013-05-17 | 2014-11-20 | 株式会社村田製作所 | 部品内蔵多層基板の製造方法および部品内蔵多層基板 |
JP2016096170A (ja) | 2014-11-12 | 2016-05-26 | イビデン株式会社 | 電子部品内蔵配線板及び電子部品内蔵配線板の製造方法 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6570259B2 (en) * | 2001-03-22 | 2003-05-27 | International Business Machines Corporation | Apparatus to reduce thermal fatigue stress on flip chip solder connections |
JP2006019441A (ja) | 2004-06-30 | 2006-01-19 | Shinko Electric Ind Co Ltd | 電子部品内蔵基板の製造方法 |
CN102612265B (zh) * | 2007-11-01 | 2016-05-11 | 大日本印刷株式会社 | 内置元件电路板、内置元件电路板的制造方法 |
US8745860B2 (en) | 2011-03-11 | 2014-06-10 | Ibiden Co., Ltd. | Method for manufacturing printed wiring board |
KR102186148B1 (ko) * | 2014-02-28 | 2020-12-03 | 삼성전기주식회사 | 임베디드 기판 및 임베디드 기판의 제조 방법 |
-
2019
- 2019-04-11 JP JP2019075899A patent/JP7249852B2/ja active Active
-
2020
- 2020-04-02 US US16/838,228 patent/US11058006B2/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2014107431A (ja) | 2012-11-28 | 2014-06-09 | Ibiden Co Ltd | 電子部品内蔵配線板、及び、電子部品内蔵配線板の製造方法 |
WO2014185438A1 (ja) | 2013-05-17 | 2014-11-20 | 株式会社村田製作所 | 部品内蔵多層基板の製造方法および部品内蔵多層基板 |
JP2016096170A (ja) | 2014-11-12 | 2016-05-26 | イビデン株式会社 | 電子部品内蔵配線板及び電子部品内蔵配線板の製造方法 |
Also Published As
Publication number | Publication date |
---|---|
US20200329564A1 (en) | 2020-10-15 |
JP2020174148A (ja) | 2020-10-22 |
US11058006B2 (en) | 2021-07-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8785256B2 (en) | Method of manufacturing semiconductor package | |
CN101499445B (zh) | 半导体器件及其制造方法 | |
US12154866B2 (en) | Method of fabricating a flip-chip package core substrate with build-up layers | |
KR100605349B1 (ko) | 반도체 장치 및 그 제조 방법 | |
JP2010219489A (ja) | 半導体装置およびその製造方法 | |
US20080315398A1 (en) | Packaging substrate with embedded chip and buried heatsink | |
US9935053B2 (en) | Electronic component integrated substrate | |
JP2015195263A (ja) | 半導体装置及びその製造方法 | |
KR20170070779A (ko) | 웨이퍼 레벨 패키지 및 제조 방법 | |
TW201407733A (zh) | 具有內嵌半導體以及內建定位件之連線基板及其製造方法 | |
WO2014175133A1 (ja) | 半導体装置及びその製造方法 | |
KR101878242B1 (ko) | 배선 기판 및 그 제조 방법 | |
KR101730916B1 (ko) | 반도체 패키지 및 그 제조 방법 | |
JP2011071417A (ja) | 配線基板の製造方法 | |
JP2010093292A (ja) | 回路装置 | |
JP7249852B2 (ja) | 部品内蔵基板及び部品内蔵基板の製造方法 | |
CN109427725B (zh) | 中介基板及其制法 | |
US12211777B2 (en) | Semiconductor package including a dummy pattern | |
US11107700B2 (en) | Semiconductor package method of fabricating semiconductor package and method of fabricating re-distribution structure | |
JP2009135391A (ja) | 電子装置およびその製造方法 | |
KR100923542B1 (ko) | 이형재를 이용한 임베디드 반도체 패키지 장치 및 그 제조 방법 | |
CN104412380A (zh) | 半导体封装衬底、使用半导体封装衬底的封装系统及制造封装系统的方法 | |
TWI566331B (zh) | 封裝模組及其基板結構 | |
US11393761B2 (en) | Circuit board and its manufacturing method | |
JP2009123916A (ja) | 部品内蔵型多層プリント配線板及びその製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20211217 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20211217 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20221027 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20221108 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20221201 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20230307 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20230320 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 7249852 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |