JP6153117B2 - 結晶方位マーク付き処理基板、結晶方位検出方法及び結晶方位マーク読出装置 - Google Patents
結晶方位マーク付き処理基板、結晶方位検出方法及び結晶方位マーク読出装置 Download PDFInfo
- Publication number
- JP6153117B2 JP6153117B2 JP2015532779A JP2015532779A JP6153117B2 JP 6153117 B2 JP6153117 B2 JP 6153117B2 JP 2015532779 A JP2015532779 A JP 2015532779A JP 2015532779 A JP2015532779 A JP 2015532779A JP 6153117 B2 JP6153117 B2 JP 6153117B2
- Authority
- JP
- Japan
- Prior art keywords
- crystal orientation
- processing substrate
- wafer
- marking
- crystal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000013078 crystal Substances 0.000 title claims description 155
- 239000000758 substrate Substances 0.000 title claims description 81
- 238000001514 detection method Methods 0.000 title claims description 43
- 238000000034 method Methods 0.000 title claims description 31
- 235000012431 wafers Nutrition 0.000 description 96
- 238000004519 manufacturing process Methods 0.000 description 23
- 239000004065 semiconductor Substances 0.000 description 20
- 238000010586 diagram Methods 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 3
- 230000003287 optical effect Effects 0.000 description 3
- 239000000284 extract Substances 0.000 description 2
- 238000010330 laser marking Methods 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 238000002441 X-ray diffraction Methods 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- 238000004364 calculation method Methods 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 238000003672 processing method Methods 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 238000004381 surface treatment Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01B—MEASURING LENGTH, THICKNESS OR SIMILAR LINEAR DIMENSIONS; MEASURING ANGLES; MEASURING AREAS; MEASURING IRREGULARITIES OF SURFACES OR CONTOURS
- G01B11/00—Measuring arrangements characterised by the use of optical techniques
- G01B11/14—Measuring arrangements characterised by the use of optical techniques for measuring distance or clearance between spaced objects or spaced apertures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67242—Apparatus for monitoring, sorting or marking
- H01L21/67259—Position monitoring, e.g. misposition detection or presence detection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67242—Apparatus for monitoring, sorting or marking
- H01L21/67282—Marking devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/40—Crystalline structures
- H10D62/405—Orientations of crystalline planes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67242—Apparatus for monitoring, sorting or marking
- H01L21/67294—Apparatus for monitoring, sorting or marking using identification means, e.g. labels on substrates or labels on containers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/5442—Marks applied to semiconductor devices or parts comprising non digital, non alphanumeric information, e.g. symbols
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54426—Marks applied to semiconductor devices or parts for alignment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54453—Marks applied to semiconductor devices or parts for use prior to dicing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54493—Peripheral marks on wafers, e.g. orientation flats, notches, lot number
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
Description
以下、本発明の実施の形態1について、本発明を半導体ウェハに適用する場合を例に採り、図1乃至図5を用いて説明する。
110 結晶方位マーク
120 集積回路形成領域
201,202 結晶方位検出用マーキング領域
203 情報用マーキング領域
400 結晶方位マーク読取装置
410 ウェハステージ
420 エリアセンサ
430 光学系
440 演算処理部
441 情報読取部
442 位置検出部
450 駆動機構
460 駆動制御部
501 インゴット
502 溝
503 大口径ウェハ
504 ノッチ
505 線状マーク
506 想像線
Claims (7)
- 処理基板の外縁部の二個所に設けられ、これら二個所の位置座標をそれぞれ検出することで該処理基板の面内結晶軸の方向を特定し、該処理基板が正しく位置合わせされたときの位置座標と比較して該処理基板の位置合わせを行うための、結晶方位検出用マーキング領域と、
該二個所の結晶方位検出用マーキング領域を結ぶ直線領域上に設けられ、予め定めた複数種類のパターンの何れに属するのかを判別することによって前記処理基板の種類に関連する所定情報を特定するための情報用マーキング領域と、
を含むマーキングが施されたことを特徴とする結晶方位マーク付き処理基板。 - 前記マーキングは、少なくとも1本の直線又は破線であることを特徴とする請求項1に記載の結晶方位マーク付き処理基板。
- 前記マーキングの少なくとも一部は、複数のドットを直線状又は破線状に配列することによって形成されたことを特徴とする請求項2に記載の結晶方位マーク付き処理基板。
- 前記所定情報は、前記処理基板の結晶面方位を特定する情報であることを特徴とする請求項1に記載の結晶方位マーク付き処理基板。
- 前記処理基板は、径が20mm以下のウェハであることを特徴とする請求項1に記載の結晶方位マーク付き処理基板。
- 請求項1乃至5のいずれかに記載の結晶方位マーク付き処理基板を用いて、該処理基板の前記面内結晶軸を特定する、処理基板の結晶方位検出方法であって、
前記二個所の前記結晶方位検出用マーキング領域の位置座標から該処理基板の前記面内結晶軸を特定すると共に、
前記情報用マーキング領域の前記パターンから前記処理基板の種類に関連する前記所定情報を特定する、
ことを特徴とする処理基板の結晶方位検出方法。 - 請求項1乃至5の何れかに記載の結晶方位マーク付き処理基板の前記面内結晶軸を特定する、処理基板の結晶方位マーク読取装置であって、
前記結晶方位検出用マーキング領域と前記情報用マーキング領域とを含む前記マーキングを、前記処理基板から読み出す読取部と、
前記二個所の前記結晶方位検出用マーキング領域の位置座標から該処理基板の前記面内結晶軸を特定する位置検出部と、
前記情報用マーキング領域の前記パターンから前記処理基板の種類に関連する前記所定情報を特定する情報特定部と、
を備えることを特徴とする処理基板の結晶方位マーク読出装置。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2013170122 | 2013-08-20 | ||
JP2013170122 | 2013-08-20 | ||
PCT/JP2014/069570 WO2015025674A1 (ja) | 2013-08-20 | 2014-07-24 | 結晶方位マーク付き処理基板、結晶方位検出方法及び結晶方位マーク読出装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPWO2015025674A1 JPWO2015025674A1 (ja) | 2017-03-02 |
JP6153117B2 true JP6153117B2 (ja) | 2017-06-28 |
Family
ID=52483455
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2015532779A Active JP6153117B2 (ja) | 2013-08-20 | 2014-07-24 | 結晶方位マーク付き処理基板、結晶方位検出方法及び結晶方位マーク読出装置 |
Country Status (3)
Country | Link |
---|---|
US (1) | US10186489B2 (ja) |
JP (1) | JP6153117B2 (ja) |
WO (1) | WO2015025674A1 (ja) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6063436B2 (ja) * | 2014-12-18 | 2017-01-18 | Dowaエレクトロニクス株式会社 | ウェハ群、ウェハの製造装置、およびウェハの製造方法 |
DE102015121636A1 (de) * | 2015-12-11 | 2017-06-14 | Nexwafe Gmbh | Vorrichtung und Verfahren zum einseitigen Ätzen einer Halbleiterschicht |
JP7017021B2 (ja) * | 2016-08-31 | 2022-02-08 | 富士電機株式会社 | 炭化珪素半導体基体、炭化珪素半導体基体の結晶軸合わせ方法および炭化珪素半導体装置の製造方法 |
CN109211905B (zh) * | 2018-10-19 | 2020-11-10 | 中国工程物理研究院机械制造工艺研究所 | 一种单晶高温合金取向标定方法及其应用 |
JP7119233B2 (ja) * | 2019-08-07 | 2022-08-16 | 株式会社カネカ | 大判成膜基板およびその製造方法、分割成膜基板およびその製造方法、分割成膜基板の生産管理方法および生産管理システム |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH06213652A (ja) | 1993-01-21 | 1994-08-05 | Tatsumo Kk | 半導体ウェハ形状の測定方法及びその装置 |
US5786701A (en) * | 1993-07-02 | 1998-07-28 | Mitel Semiconductor Limited | Bare die testing |
JPH07201688A (ja) | 1994-01-07 | 1995-08-04 | Hitachi Ltd | 半導体ウェハおよびその管理方法 |
JP2943673B2 (ja) | 1995-10-31 | 1999-08-30 | 日本電気株式会社 | 半導体基板の製造装置及び製造方法 |
US7007855B1 (en) * | 2000-03-17 | 2006-03-07 | International Business Machines Corporation | Wafer identification mark |
JP4930081B2 (ja) * | 2006-04-03 | 2012-05-09 | 住友電気工業株式会社 | GaN結晶基板 |
JP2011003773A (ja) | 2009-06-19 | 2011-01-06 | Sumco Corp | シリコンウェーハの製造方法 |
US9779931B2 (en) * | 2015-10-08 | 2017-10-03 | Infineon Technologies Ag | Method of manufacturing semiconductor wafers and method of manufacturing a semiconductor device |
-
2014
- 2014-07-24 JP JP2015532779A patent/JP6153117B2/ja active Active
- 2014-07-24 WO PCT/JP2014/069570 patent/WO2015025674A1/ja active Application Filing
- 2014-07-24 US US14/913,176 patent/US10186489B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
WO2015025674A1 (ja) | 2015-02-26 |
US10186489B2 (en) | 2019-01-22 |
US20160211218A1 (en) | 2016-07-21 |
JPWO2015025674A1 (ja) | 2017-03-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6153117B2 (ja) | 結晶方位マーク付き処理基板、結晶方位検出方法及び結晶方位マーク読出装置 | |
CN112534555B (zh) | 用于半导体加工的无线基片类示教传感器 | |
KR101487597B1 (ko) | 오버레이 계측을 위한 툴 인듀스드 시프트 감소 결정 | |
JP2008539085A (ja) | レーザマーキングシステムにおけるウェハ処理システムを位置合わせするためのシステムおよび方法 | |
US8489225B2 (en) | Wafer alignment system with optical coherence tomography | |
JP2009500863A (ja) | 回転対称体或いは鏡面対称体のオーバレイ確定用器具及び方法 | |
JP4316643B2 (ja) | 形状測定装置,形状測定方法 | |
TWI732657B (zh) | 半導體晶圓檢測方法及其系統 | |
CN105865389B (zh) | 一种微纳米标准样板及其循迹方法 | |
US7737567B2 (en) | Method and apparatus for wafer marking | |
KR101857414B1 (ko) | 마킹 위치 보정장치 및 방법 | |
KR101962830B1 (ko) | 사전 정렬 측정 장치 및 방법 | |
US6440821B1 (en) | Method and apparatus for aligning wafers | |
JP4515814B2 (ja) | 装着精度測定方法 | |
CN104253113A (zh) | 一种测量时使用的定位标记及其识别方法 | |
JP3569255B2 (ja) | 電子線描画装置および試料位置の補正方法 | |
JP6302658B2 (ja) | 加工方法 | |
JP7585350B2 (ja) | ウエハ搬送用基板 | |
KR20150009138A (ko) | 웨이퍼 칩 좌표 설정 장치 및 방법 | |
JPH08264423A (ja) | 半導体ウェハ | |
CN109509738B (zh) | 在晶片上制造对准标记的方法以及对准标记的结构 | |
JP3002315B2 (ja) | キャリヤ検査装置 | |
TW201642378A (zh) | 晶圓定位辨識裝置及其方法 | |
JP2009014579A (ja) | 平坦度評価方法、及びパターン基板の製造方法 | |
JP6324642B1 (ja) | 厚さ測定装置、制御装置および厚さ測定方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20161202 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20170509 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20170522 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6153117 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |