JP6029821B2 - Light emitting device package and manufacturing method thereof - Google Patents
Light emitting device package and manufacturing method thereof Download PDFInfo
- Publication number
- JP6029821B2 JP6029821B2 JP2011256926A JP2011256926A JP6029821B2 JP 6029821 B2 JP6029821 B2 JP 6029821B2 JP 2011256926 A JP2011256926 A JP 2011256926A JP 2011256926 A JP2011256926 A JP 2011256926A JP 6029821 B2 JP6029821 B2 JP 6029821B2
- Authority
- JP
- Japan
- Prior art keywords
- light emitting
- emitting element
- electrode portion
- wiring
- mounting member
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L24/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24101—Connecting bonding areas at the same height
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/24225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/24227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the HDI interconnect not connecting to the same level of the item at which the semiconductor or solid-state body is mounted, e.g. the semiconductor or solid-state body being mounted in a cavity or on a protrusion of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/76—Apparatus for connecting with build-up interconnects
- H01L2224/7615—Means for depositing
- H01L2224/76151—Means for direct writing
- H01L2224/76155—Jetting means, e.g. ink jet
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
- H01L2224/821—Forming a build-up interconnect
- H01L2224/82101—Forming a build-up interconnect by additive methods, e.g. direct writing
- H01L2224/82102—Forming a build-up interconnect by additive methods, e.g. direct writing using jetting, e.g. ink jet
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Led Device Packages (AREA)
Description
本発明は、搭載部材に形成した素子搭載凹部内に発光素子を搭載した発光素子パッケージ及びその製造方法に関する発明である。 The present invention relates to a light emitting device package in which a light emitting device is mounted in a device mounting recess formed in a mounting member, and a method for manufacturing the same.
従来より、半導体素子の実装工程では、半導体素子を搭載部材(回路基板、リードフレーム等)にダイボンドした後に、該半導体素子側の電極部と搭載部材側の電極部との間をワイヤボンディングで配線するのが一般的である。 Conventionally, in the mounting process of a semiconductor element, after the semiconductor element is die-bonded to a mounting member (circuit board, lead frame, etc.), wiring is performed between the electrode part on the semiconductor element side and the electrode part on the mounting member side by wire bonding. It is common to do.
しかし、特許文献1(特許第3992038号公報)に記載されているように、ワイヤボンディングを行うときの機械的なストレスによって不良が発生する可能性があるため、ワイヤボンディングに代わる接続信頼性の高い実装構造を低コストで実現することを目的として、配線基板上に搭載した半導体素子の周囲に流動性の樹脂材料をディスペンサで吐出して、半導体素子の上面と配線基板の表面との間を傾斜面でつなぐ樹脂スロープを形成した後、半導体素子上面の電極部と配線基板の電極部との間を接続する配線パターンを、インクジェット等の液滴吐出法により樹脂スロープ上に形成する配線技術が提案されている。 However, as described in Patent Document 1 (Japanese Patent No. 3992038), there is a possibility that defects may occur due to mechanical stress when wire bonding is performed. Therefore, connection reliability that replaces wire bonding is high. In order to realize the mounting structure at a low cost, a fluid resin material is discharged around the semiconductor element mounted on the wiring board with a dispenser, and the upper surface of the semiconductor element and the surface of the wiring board are inclined. Proposed wiring technology to form a wiring pattern that connects the electrode part on the upper surface of the semiconductor element and the electrode part of the wiring board on the resin slope by the droplet discharge method such as inkjet after forming the resin slope connecting the surfaces Has been.
上記特許文献1の実装構造では、半導体素子上面の電極部と配線基板の電極部との間の配線経路に半導体素子の高さ相当分の段差ができるため、配線パターンを液滴吐出法で形成するには、半導体素子の側面上端から配線基板上面に跨がる樹脂スロープを形成して、半導体素子上面の電極部と配線基板の電極部との間を、段差のない傾斜面で結ぶ必要がある。 In the mounting structure disclosed in Patent Document 1, since a step corresponding to the height of the semiconductor element is formed in the wiring path between the electrode part on the upper surface of the semiconductor element and the electrode part of the wiring substrate, the wiring pattern is formed by a droplet discharge method. In order to achieve this, it is necessary to form a resin slope that extends from the upper end of the side surface of the semiconductor element to the upper surface of the wiring board, and connect the electrode part on the upper surface of the semiconductor element and the electrode part of the wiring board with an inclined surface having no step. is there.
そこで、搭載部材に形成した素子搭載凹部内に半導体素子を搭載することで、半導体素子上面の電極部と該搭載部材の素子搭載凹部の外側に設けた電極部とを同一高さとしたものがある。このような構造に対しては、特許文献2(特開2005−50911号公報)に記載されているように、搭載部材の素子搭載凹部の内周側面と半導体素子の外周側面との間の隙間(溝)に絶縁体を埋め込むことで、半導体素子上面の電極部と搭載部材の電極部との間の配線経路を平坦化して、該配線経路にインクジェット等の液滴吐出法で導電性のインクを吐出して配線を形成することが提案されている。 Therefore, there is one in which the semiconductor element is mounted in the element mounting recess formed in the mounting member, so that the electrode portion on the upper surface of the semiconductor element and the electrode portion provided outside the element mounting recess of the mounting member have the same height. . For such a structure, as described in Patent Document 2 (Japanese Patent Laid-Open No. 2005-50911), a gap between the inner peripheral side surface of the element mounting recess of the mounting member and the outer peripheral side surface of the semiconductor element. By embedding an insulator in the (groove), the wiring path between the electrode part on the upper surface of the semiconductor element and the electrode part of the mounting member is flattened, and conductive ink is applied to the wiring path by a droplet discharge method such as inkjet. It has been proposed to form a wiring by discharging the liquid.
上記特許文献2のように、インクジェット等の液滴吐出法で導電性のインクを吐出して配線を形成する場合、配線を形成する下地表面(樹脂表面)のインク滴の濡れ性が高いため、インク滴の着滴径が大きくなって配線の線幅が広がってしまい、細線化の要求を十分に満たすことができない。また、この配線形成方法を例えばLED等の発光素子パッケージに適用すると、発光素子の側面から透明な充填樹脂(配線の下地材)を通して放出される光が配線で遮られる割合が増加して、外部に放出される光の取り出し効率が低下するという欠点がある。 When the wiring is formed by discharging conductive ink by a droplet discharge method such as inkjet, as in Patent Document 2, the wettability of the ink droplets on the base surface (resin surface) on which the wiring is formed is high. The droplet diameter of the ink droplet is increased and the line width of the wiring is increased, so that the demand for thinning cannot be sufficiently satisfied. Further, when this wiring forming method is applied to a light emitting element package such as an LED, for example, the rate at which the light emitted from the side surface of the light emitting element through the transparent filling resin (wiring base material) is blocked by the wiring increases. There is a disadvantage that the extraction efficiency of the light emitted to the light source decreases.
また、半導体素子上面の電極部と搭載部材の電極部との間をつなぐ配線経路には、素子(チップ)、樹脂、搭載部材(リードフレーム等)が存在するため、濡れ性が異なる複数の下地表面に跨がって導電性のインクを吐出して配線を形成する必要がある。このため、下地表面の濡れ性が変わる毎に、配線の線幅や厚みが不均一になり、配線が通電オン/オフの繰り返しにより発生する熱応力等により断線する可能性があった。しかも、配線とその下地表面との密着性が低いため、配線が下地表面から剥がれることがあり、これも断線を生じさせる原因となっていた。 In addition, since there are elements (chips), resin, and mounting members (such as lead frames) in the wiring path that connects the electrode portions on the upper surface of the semiconductor element and the electrode portions of the mounting member, a plurality of substrates having different wettability It is necessary to form wiring by discharging conductive ink across the surface. For this reason, every time the wettability of the base surface changes, the line width and thickness of the wiring become non-uniform, and there is a possibility that the wiring is disconnected due to thermal stress generated by repeated energization on / off. In addition, since the adhesion between the wiring and the underlying surface is low, the wiring may be peeled off from the underlying surface, which also causes disconnection.
そこで、本発明が解決しようとする課題は、発光素子側の電極部と該搭載部材側の電極部との間を接続する配線を液滴吐出法又は印刷法で形成した発光素子パッケージの配線の細線化及び接続信頼性向上並びに発光素子の光の取り出し効率向上を実現できる発光素子パッケージ及びその製造方法を提供することである。 Accordingly, the problem to be solved by the present invention is that the wiring of the light emitting element package in which the wiring connecting the electrode part on the light emitting element side and the electrode part on the mounting member side is formed by a droplet discharge method or a printing method is used. It is an object to provide a light emitting device package and a method for manufacturing the same that can realize thinning, improved connection reliability, and improved light extraction efficiency .
上記課題を解決するために、請求項1に係る発明は、搭載部材に形成された素子搭載凹部内に発光素子が搭載され、該発光素子上面の電極部と該搭載部材上面の電極部との間が配線で接続された発光素子パッケージにおいて、前記搭載部材は、前記素子搭載凹部内に搭載された前記発光素子上面の電極部が該搭載部材上面の電極部と同じ高さとなるように形成され、前記発光素子上面の電極部と前記搭載部材上面の電極部との間の配線経路は、前記素子搭載凹部内の前記発光素子の周囲の隙間に充填された透明な絶縁性樹脂により平坦化され、該配線経路上に前記発光素子上面の電極部のうちの前記搭載部材上面の電極部に近い側の一部と前記搭載部材上面の電極部のうちの前記発光素子上面の電極部に近い側の一部とに跨がってそれぞれの電極部の全部が覆われないように撥液性のプライマ樹脂インクで撥液性のプライマ樹脂層が直線状又は直線帯状に形成され、前記プライマ樹脂層上に前記発光素子上面の電極部のうちの該プライマ樹脂層で覆われていない部分と前記搭載部材上面の電極部のうちの該プライマ樹脂層で覆われていない部分とに跨がって導電性のインクで前記配線が直線状又は直線帯状に形成されていることを特徴とするものである。 In order to solve the above-mentioned problem, the invention according to claim 1 is characterized in that a light emitting element is mounted in an element mounting recess formed in a mounting member, and an electrode portion on the upper surface of the light emitting element and an electrode portion on the upper surface of the mounting member in the light emitting device package between are connected by wire, the mounting member, the electrode portion of the light emitting element upper surface mounted on the element mounting in the recess is formed so as to have the same height as the electrode portion of the mounting member top surface The wiring path between the electrode part on the upper surface of the light emitting element and the electrode part on the upper surface of the mounting member is flattened by a transparent insulating resin filled in a gap around the light emitting element in the element mounting recess. A part of the electrode part on the upper surface of the light emitting element on the wiring path that is close to the electrode part on the upper surface of the mounting member, and a part of the electrode part on the upper surface of the mounting member that is close to the electrode part on the upper surface of the light emitting element. part and in each of the straddling of Is formed on the liquid repellent primer resin layer is a straight-linear or linear strip with liquid repellency of the primer resin ink not covered all of the pole portion, the electrode portion of the light emitting element top surface to said primer resin layer The wiring is linear or conductive with conductive ink straddling the portion not covered with the primer resin layer and the portion of the electrode portion on the top surface of the mounting member not covered with the primer resin layer. It is characterized by being formed in a straight strip shape.
この構成では、発光素子上面の電極部と搭載部材上面の電極部との間の配線経路を絶縁性樹脂で平坦化し、該配線経路上に撥液性のプライマ樹脂層を直線状又は直線帯状に形成し、該プライマ樹脂層上に発光素子上面の電極部のうちの該プライマ樹脂層で覆われていない部分と前記搭載部材上面の電極部のうちの該プライマ樹脂層で覆われていない部分とに跨がって導電性のインクで配線を形成するため、配線を形成するインク滴の着滴径が大きくなることを、その下地となる撥液性のプライマ樹脂層によって防止できて、配線の線幅が広がることを防止でき、配線の細線化を実現できる。従って、発光素子の側面から放出される光が配線で遮られる割合を配線の細線化により低減できて、外部に放出される光の取り出し効率を高めることができる。また、配線の下地となる撥液性のプライマ樹脂層を発光素子上面の電極部の搭載部材上面の電極部に近い側の一部と搭載部材上面の電極部のうちの発光素子上面の電極部に近い側の一部とに跨がって形成するようにしているため、発光素子上面の電極部と搭載部材上面の電極部との間の配線経路に、発光素子(チップ)、絶縁性樹脂、搭載部材等、濡れ性が異なる複数の部材が存在していても、これらをプライマ樹脂層で覆って配線全体の下地表面の濡れ性を均一化でき、液滴吐出法で形成する配線の線幅や厚みが不均一になることを防止できて、配線の線幅や厚みの均一化できる。しかも、配線とその下地表面(プライマ樹脂層)との密着性を向上できて、配線が下地表面から剥がれることを防止でき、上述した配線の線幅や厚みの均一化と相俟って配線の断線を効果的に防止でき、発光素子パッケージの配線を細線化しながら接続信頼性も向上できる。 In this configuration, flattened, liquid repellency of primer resin layer of a straight-linear or linear on the wiring path in the insulating resin wiring path between the electrode portion of the mounting member top surface and the electrode portion of the light emitting element top surface It is formed in a strip shape, and is not covered with the primer resin layer on the primer resin layer, on the portion of the electrode portion on the upper surface of the light emitting element that is not covered with the primer resin layer and on the electrode portion on the upper surface of the mounting member Since the wiring is formed with the conductive ink across the portion, it is possible to prevent the droplet diameter of the ink droplets forming the wiring from being increased by the liquid repellent primer resin layer as the base, An increase in the line width of the wiring can be prevented, and the wiring can be made thinner. Therefore, the rate at which the light emitted from the side surface of the light emitting element is blocked by the wiring can be reduced by thinning the wiring, and the extraction efficiency of the light emitted to the outside can be increased. The electrode portion of the light emitting element upper surface of the electrode portion of the part and the mounting member top surface near the liquid repellency of the primer resin layer underlying the wiring to the electrode portion of the mounting member upper surface of the electrode portion of the light emitting element top side In the wiring path between the electrode part on the upper surface of the light emitting element and the electrode part on the upper surface of the mounting member, the light emitting element (chip) and the insulating resin are formed. Even if there are multiple members with different wettability, such as mounting members, these can be covered with a primer resin layer to uniformize the wettability of the underlying surface of the entire wiring, and the wiring lines formed by the droplet discharge method The width and thickness can be prevented from becoming uneven, and the line width and thickness of the wiring can be made uniform. In addition, the adhesion between the wiring and the underlying surface (primer resin layer) can be improved, and the wiring can be prevented from peeling off from the underlying surface, coupled with the uniformization of the wiring width and thickness described above. The disconnection can be effectively prevented, and the connection reliability can be improved while thinning the wiring of the light emitting element package.
更に、本発明では、プライマ樹脂層を直線状又は直線帯状に形成しているが、配線の下地となるプライマ樹脂層は、光の透過を減少させるため、直線状又は直線帯状に形成することで、発光素子の側面から透明な絶縁性樹脂を通して放出される光がプライマ樹脂層で減少される割合を少なくできて、外部に放出される光の取り出し効率を高めることができる。 Further, in the present invention, the primer resin layer is formed in a straight-linear or linear strip, primer resin layer underlying the wiring to reduce the transmission of light is formed in a straight-linear or linear strip Accordingly, the rate at which light emitted from the side surface of the light emitting element through the transparent insulating resin is reduced by the primer resin layer can be reduced, and the extraction efficiency of the light emitted to the outside can be increased.
具体的には、請求項2のように、プライマ樹脂層の線幅を配線の線幅よりも太くして、該配線が該プライマ樹脂層からはみ出さないように形成すれば良い。このようにすれば、配線の下面全体をプライマ樹脂層に密着させることができ、配線とプライマ樹脂層との密着性を確実に高めることができる。 Specifically, as claimed in claim 2, the line width of the primer resin layer is thicker than the line width of the wiring, the wiring may be shaped formed so as not to protrude from the primer resin layer. If it does in this way, the whole lower surface of wiring can be stuck to a primer resin layer, and the adhesiveness of wiring and a primer resin layer can be improved certainly.
尚、請求項3に係る発明は、請求項1に係る「発光素子パッケージ」の発明と実質的に同一の技術思想を、カテゴリーの異なる「発光素子パッケージの製造方法」の発明として記載したものである。 The invention according to claim 3 describes the technical idea substantially the same as the invention of “ light emitting device package” according to claim 1 as an invention of “method of manufacturing light emitting device package” of different categories. is there.
以下、本発明を実施するための形態をLEDパッケージに適用して具体化した一実施例を説明する。
搭載部材11は、リードフレーム、回路基板等により形成され、その所定位置に素子搭載凹部12が形成されている。この搭載部材11の素子搭載凹部12の底面中央部には、発光素子であるLED素子13がダイボンディング(接合)されている。素子搭載凹部12の深さ寸法(高さ寸法)は、LED素子13の高さ寸法とほぼ同一に設定され、素子搭載凹部12内に搭載したLED素子13上面の電極部14が搭載部材11上面の電極部15とほぼ同じ高さとなっている。
Hereinafter, an embodiment in which a mode for carrying out the present invention is applied to an LED package will be described.
The
搭載部材11の素子搭載凹部12内のうちのLED素子13の周囲に、透明な絶縁性樹脂16がインクジェット、ディスペンサ等の液滴吐出法により充填されている。図1及び図3に示すように、LED素子13上面の電極部14と搭載部材11上面の電極部15との間をつなぐ配線経路は、絶縁性樹脂16で平坦化され、該絶縁性樹脂16の上面に、後述する配線17の下地となる撥液性のプライマ樹脂層20がLED素子13上面の電極部14のうちの搭載部材11上面の電極部15に近い側の一部と搭載部材11上面の電極部15のうちのLED素子13上面の電極部14に近い側の一部とに跨がって直線状又は直線帯状に形成されている。具体的には、インクジェット、ディスペンサ等の液滴吐出法により撥液性のプライマ樹脂インクを絶縁性樹脂16上に吐出してプライマ樹脂層20のパターンを直線状又は直線帯状に描画する。
A transparent
そして、液滴吐出法で描画したプライマ樹脂層20を乾燥・硬化させた後に、インクジェット、ディスペンサ等の液滴吐出法により導電性のインク(Ag等の導体粒子を含むインク)をプライマ樹脂層20上に吐出して、該プライマ樹脂層20上に、配線17のパターンをLED素子13上面の電極部14のうちの該プライマ樹脂層20で覆われていない部分と搭載部材11上面の電極部15のうちの該プライマ樹脂層20で覆われていない部分とに跨がって描画し、これを乾燥・焼成して、LED素子13上面の電極部14と搭載部材11上面の電極部15との間を該配線17で接続する。
After the
この場合、プライマ樹脂層20は、配線17が該プライマ樹脂層20からはみ出さないように該配線17の線幅よりも製造ばらつき相当値以上太い線幅に形成されている。具体的には、プライマ樹脂層20の線幅は、例えば、配線17の線幅の1.2〜2.5倍、より好ましくは、1.5〜2.0倍の範囲で設定すると良い。尚、搭載部材11の素子搭載凹部12内に搭載したLED素子13及び配線17等は、透明な封止材料18によって封止されている。
In this case, the
以上説明した本実施例によれば、LED素子13の電極部14と搭載部材11の電極部15との間の配線経路を絶縁性樹脂16で平坦化し、該配線経路上に撥液性のプライマ樹脂層20を形成し、該プライマ樹脂層20上に液滴吐出法で配線17を形成するため、配線17を形成するインク滴の着滴径が大きくなることを、その下地となる撥液性のプライマ樹脂層20によって防止できて、配線17の線幅が広がることを防止でき、配線17の細線化を実現できる。従って、本発明をLEDパッケージに適用する場合でも、LED素子13の側面から放出される光が配線17で遮られる割合を配線17の細線化により低減できて、外部に放出される光の取り出し効率を高めることができる。
According to the present embodiment described above, the wiring path between the
また、配線17の下地となる撥液性のプライマ樹脂層20をLED素子13の電極部14の一部と搭載部材11の電極部15の一部とに跨がって形成するようにしているため、LED素子13の電極部14と搭載部材11の電極部15との間の配線経路に、LED素子13のチップ、絶縁性樹脂16、搭載部材11等、濡れ性が異なる複数の部材が存在していても、これらをプライマ樹脂層20で覆って配線17全体の下地表面の濡れ性を均一化でき、液滴吐出法で形成する配線17の線幅や厚みが不均一になることを防止できて、配線17の線幅や厚みの均一化できる。しかも、配線17とその下地表面(プライマ樹脂層20)との密着性を向上できて、配線17が下地表面から剥がれることを防止でき、上述した配線17の線幅や厚みの均一化と相俟って配線17の断線を効果的に防止でき、LEDパッケージの配線17を細線化しながら接続信頼性も向上できる。
In addition, a liquid-repellent
しかも、本実施例では、液滴吐出法でプライマ樹脂インクを絶縁性樹脂16上に吐出してプライマ樹脂層20を線状又は帯状に形成するようにしているため、LED素子13の側面から透明な絶縁性樹脂16を通して放出される光がプライマ樹脂層20で減少される割合を少なくできて、外部に放出される光の取り出し効率を高めることができる。
In addition, in this embodiment, the primer resin ink is ejected onto the insulating
また、本実施例では、プライマ樹脂層20を配線17が該プライマ樹脂層20からはみ出さないように該配線17の線幅よりも製造ばらつき相当値以上太い線幅(具体的には該配線17の線幅の1.2〜2.5倍の線幅)に形成するようにしたので、配線17の下面全体をプライマ樹脂層20に密着させることができ、配線17とプライマ樹脂層20との密着性を確実に高めることができる。
In the present embodiment, the line width of the
尚、配線17を形成する方法は、液滴吐出法に限定されず、スクリーン印刷等の印刷法で形成しても良い。
その他、本発明は、要旨を逸脱しない範囲内で種々変更して実施できることは言うまでもない。
The method of forming the
In addition, the present invention is, of course, can be variously modified without departing from the Abstract.
11…搭載部材、12…素子搭載凹部、13…LED素子(発光素子)、14…電極部、15…電極部、16…絶縁性樹脂、17…配線、18…封止材料、20…プライマ樹脂層
DESCRIPTION OF
Claims (3)
前記搭載部材は、前記素子搭載凹部内に搭載された前記発光素子上面の電極部が該搭載部材上面の電極部と同じ高さとなるように形成され、
前記発光素子上面の電極部と前記搭載部材上面の電極部との間の配線経路は、前記素子搭載凹部内の前記発光素子の周囲の隙間に充填された透明な絶縁性樹脂により平坦化され、
前記配線経路上に前記発光素子上面の電極部のうちの前記搭載部材上面の電極部に近い側の一部と前記搭載部材上面の電極部のうちの前記発光素子上面の電極部に近い側の一部とに跨がってそれぞれの電極部の全部が覆われないように撥液性のプライマ樹脂インクで撥液性のプライマ樹脂層が直線状又は直線帯状に形成され、
前記プライマ樹脂層上に前記発光素子上面の電極部のうちの該プライマ樹脂層で覆われていない部分と前記搭載部材上面の電極部のうちの該プライマ樹脂層で覆われていない部分とに跨がって導電性のインクで前記配線が直線状又は直線帯状に形成されていることを特徴とする発光素子パッケージ。 In the light emitting element package in which the light emitting element is mounted in the element mounting recess formed in the mounting member, and the electrode portion on the upper surface of the light emitting element and the electrode portion on the upper surface of the mounting member are connected by wiring.
The mounting member is formed such that the electrode portion on the upper surface of the light emitting element mounted in the element mounting recess is at the same height as the electrode portion on the upper surface of the mounting member,
The wiring path between the electrode part on the upper surface of the light emitting element and the electrode part on the upper surface of the mounting member is flattened by a transparent insulating resin filled in a gap around the light emitting element in the element mounting recess ,
A portion of the electrode portion on the upper surface of the light emitting element on the wiring path that is closer to the electrode portion on the upper surface of the mounting member and a portion of the electrode portion on the upper surface of the mounting member that is closer to the electrode portion on the upper surface of the light emitting element. lyophobic primer resin layer is formed in a straight linear or straight strip-shaped liquid-repellent of the primer resin ink as is not covered the whole of the respective electrode portions straddling a portion,
The portion of the electrode portion on the top surface of the light emitting element that is not covered with the primer resin layer and the portion of the electrode portion on the top surface of the mounting member that is not covered with the primer resin layer on the primer resin layer. Accordingly, the light-emitting element package is characterized in that the wiring is formed in a linear shape or a linear belt shape with conductive ink.
前記素子搭載凹部内の前記発光素子の周囲の隙間に透明な絶縁性樹脂を充填して該発光素子上面の電極部と前記搭載部材上面の電極部との間の配線経路を該絶縁性樹脂で平坦化する工程と、
前記配線経路上に前記発光素子上面の電極部のうちの前記搭載部材上面の電極部に近い側の一部と前記搭載部材上面の電極部のうちの前記発光素子上面の電極部に近い側の一部とに跨がってそれぞれの電極部の全部が覆われないように撥液性のプライマ樹脂インクを吐出して撥液性のプライマ樹脂層を直線状又は直線帯状に形成する工程と、
前記プライマ樹脂層上に前記発光素子上面の電極部のうちの該プライマ樹脂層で覆われていない部分と前記搭載部材上面の電極部のうちの該プライマ樹脂層で覆われていない部分とに跨がって導電性のインクを吐出又は印刷して前記配線を直線状又は直線帯状に形成して前記発光素子上面の電極部と前記搭載部材上面の電極部との間を該配線で接続する工程とを含むことを特徴とする発光素子パッケージの製造方法。 In the method for manufacturing a light emitting element package, in which a light emitting element is mounted in an element mounting recess formed in a mounting member, and an electrode portion on the upper surface of the light emitting element and an electrode portion on the upper surface of the mounting member are connected by wiring. Mounting the light emitting element in the recess so that the electrode part on the upper surface of the light emitting element is at the same height as the electrode part on the upper surface of the mounting member ;
A transparent insulating resin is filled in a gap around the light emitting element in the element mounting recess, and a wiring path between the electrode portion on the upper surface of the light emitting element and the electrode portion on the upper surface of the mounting member is made of the insulating resin. A planarization step;
A portion of the electrode portion on the upper surface of the light emitting element on the wiring path that is closer to the electrode portion on the upper surface of the mounting member and a portion of the electrode portion on the upper surface of the mounting member that is closer to the electrode portion on the upper surface of the light emitting element. forming part and each of all the electrode portion by discharging a liquid repellency of the primer resin ink not covered lyophobic primer resin layer straddling the straight linear or straight strip ,
The portion of the electrode portion on the top surface of the light emitting element that is not covered with the primer resin layer and the portion of the electrode portion on the top surface of the mounting member that is not covered with the primer resin layer on the primer resin layer. A step of discharging or printing conductive ink to form the wiring in a straight line or a straight belt and connecting the electrode portion on the upper surface of the light emitting element and the electrode portion on the upper surface of the mounting member with the wiring. A method for manufacturing a light emitting device package, comprising:
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2011256926A JP6029821B2 (en) | 2011-11-25 | 2011-11-25 | Light emitting device package and manufacturing method thereof |
CN201280057767.7A CN103959450B (en) | 2011-11-25 | 2012-10-29 | Semiconductor package and method for manufacturing same |
PCT/JP2012/077870 WO2013077144A1 (en) | 2011-11-25 | 2012-10-29 | Semiconductor package and method for manufacturing same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2011256926A JP6029821B2 (en) | 2011-11-25 | 2011-11-25 | Light emitting device package and manufacturing method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2013115070A JP2013115070A (en) | 2013-06-10 |
JP6029821B2 true JP6029821B2 (en) | 2016-11-24 |
Family
ID=48710383
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2011256926A Active JP6029821B2 (en) | 2011-11-25 | 2011-11-25 | Light emitting device package and manufacturing method thereof |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP6029821B2 (en) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6037544B2 (en) * | 2012-06-19 | 2016-12-07 | 富士機械製造株式会社 | LED package and its manufacturing method |
JP6037545B2 (en) * | 2012-06-19 | 2016-12-07 | 富士機械製造株式会社 | LED package and manufacturing method thereof |
JP2018125380A (en) * | 2017-01-31 | 2018-08-09 | 東レエンジニアリング株式会社 | Board with wiring and wiring formation method |
JP7174231B2 (en) * | 2018-09-25 | 2022-11-17 | 日亜化学工業株式会社 | Light-emitting device manufacturing method and light-emitting device |
US11152553B2 (en) | 2019-01-15 | 2021-10-19 | Seoul Viosys Co., Ltd. | Light emitting device package and display device having the same |
JP7393617B2 (en) * | 2019-04-26 | 2023-12-07 | 日亜化学工業株式会社 | Light emitting device and manufacturing method thereof |
JP7116327B2 (en) | 2019-12-27 | 2022-08-10 | 日亜化学工業株式会社 | Light-emitting module and method for manufacturing light-emitting module |
CN118039460B (en) * | 2024-04-15 | 2024-06-28 | 绵阳新能智造科技有限公司 | Method for thickening silicon wafer |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61214444A (en) * | 1985-03-18 | 1986-09-24 | Fujitsu Ltd | Semiconductor device |
JP2005050911A (en) * | 2003-07-30 | 2005-02-24 | Seiko Epson Corp | Semiconductor device |
JP5149483B2 (en) * | 2005-03-28 | 2013-02-20 | パナソニック株式会社 | Light emitting device and method for manufacturing the same |
JP2010141293A (en) * | 2008-11-14 | 2010-06-24 | Seiko Epson Corp | Semiconductor device and method for manufacturing the same |
JP5905267B2 (en) * | 2012-01-16 | 2016-04-20 | 富士機械製造株式会社 | Light emitting device package and manufacturing method thereof |
JP6037544B2 (en) * | 2012-06-19 | 2016-12-07 | 富士機械製造株式会社 | LED package and its manufacturing method |
JP6037545B2 (en) * | 2012-06-19 | 2016-12-07 | 富士機械製造株式会社 | LED package and manufacturing method thereof |
-
2011
- 2011-11-25 JP JP2011256926A patent/JP6029821B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
JP2013115070A (en) | 2013-06-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6029821B2 (en) | Light emitting device package and manufacturing method thereof | |
US8823040B2 (en) | Light-emitting device and method of manufacturing the same | |
US8525202B2 (en) | LED package, method for manufacturing LED package, and packing member for LED package | |
US20120205697A1 (en) | Flip chip light emitting device package and manufacturing method thereof | |
US10096585B2 (en) | Method of manufacturing light emitting element and light emitting device including forming resin film including phosphor containing layer | |
US10667345B2 (en) | Method for manufacturing light-emitting device packages, light-emitting device package strip, and light-emitting device package | |
US10026667B2 (en) | Method of manufacturing light-emitting device | |
US9755121B2 (en) | Method of detaching sealing member of light emitting device | |
US9966332B2 (en) | Solid-state device including a conductive bump connected to a metal pattern and method of manufacturing the same | |
US20140231858A1 (en) | LED Sub-Mount and Method for Manufacturing Light Emitting Device Using the Sub-Mount | |
JP6122423B2 (en) | LED package and manufacturing method thereof | |
US20160064621A1 (en) | Method of manufacturing light emitting device | |
US20220263003A1 (en) | Light-emitting device and element mounting wiring board | |
WO2013077144A1 (en) | Semiconductor package and method for manufacturing same | |
US20230074731A1 (en) | Pixel unit and manufacturing method thereof | |
JP5101157B2 (en) | Manufacturing method of semiconductor device | |
JP6037544B2 (en) | LED package and its manufacturing method | |
JP6081087B2 (en) | Light emitting device package and manufacturing method thereof | |
JP2013145852A (en) | Semiconductor package and manufacturing method of the same | |
JP6032823B2 (en) | Semiconductor device and manufacturing method thereof | |
KR102210152B1 (en) | Method for manufacturing display apparatus and display apparatus | |
KR101877237B1 (en) | Semiconductor light emitting device and method of manufacturing the same | |
JP2009182072A (en) | Semiconductor light emitting device | |
KR101752439B1 (en) | LED Package |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RD03 | Notification of appointment of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7423 Effective date: 20140409 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20141020 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20150714 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20150901 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20160329 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20160523 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20161018 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20161019 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6029821 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
S533 | Written request for registration of change of name |
Free format text: JAPANESE INTERMEDIATE CODE: R313533 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |