JP5341717B2 - 半導体パッケージ及びシステム - Google Patents
半導体パッケージ及びシステム Download PDFInfo
- Publication number
- JP5341717B2 JP5341717B2 JP2009257318A JP2009257318A JP5341717B2 JP 5341717 B2 JP5341717 B2 JP 5341717B2 JP 2009257318 A JP2009257318 A JP 2009257318A JP 2009257318 A JP2009257318 A JP 2009257318A JP 5341717 B2 JP5341717 B2 JP 5341717B2
- Authority
- JP
- Japan
- Prior art keywords
- coil
- semiconductor package
- pellet
- substrate
- hole
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
- H01F27/00—Details of transformers or inductances, in general
- H01F27/28—Coils; Windings; Conductive connections
- H01F27/2804—Printed windings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/645—Inductive arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of semiconductor or other solid state devices
- H01L25/03—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L25/105—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being integrated devices of class H10
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
- H01L2223/64—Impedance arrangements
- H01L2223/66—High-frequency adaptations
- H01L2223/6661—High-frequency adaptations for passive devices
- H01L2223/6677—High-frequency adaptations for passive devices for antenna, e.g. antenna included within housing of semiconductor device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49175—Parallel arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes
- H01L2225/10—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices having separate containers the devices being integrated devices of class H10
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes
- H01L2225/10—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices having separate containers the devices being integrated devices of class H10
- H01L2225/1011—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices having separate containers the devices being integrated devices of class H10 the containers being in a stacked arrangement
- H01L2225/1017—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices having separate containers the devices being integrated devices of class H10 the containers being in a stacked arrangement the lowermost container comprising a device support
- H01L2225/1023—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices having separate containers the devices being integrated devices of class H10 the containers being in a stacked arrangement the lowermost container comprising a device support the support being an insulating substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5227—Inductive arrangements or effects of, or between, wiring layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01077—Iridium [Ir]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
- Semiconductor Integrated Circuits (AREA)
Description
図2は、第1の実施の形態に係るシステム200である。例えばシステム200は、半導体メーカから半導体パッケージの供給を受けたセットメーカが開発するシステムである。システム200は、実装基板201を有している。実装基板201は、セットメーカが半導体メーカから供給された半導体パッケージを実装するために使用する基板である。実装基板201は、電池などに代表されるような、外部から供給される電源を所定の電圧に変換して出力する電源ICを有している。本実施の形態に係る実装基板201は、入力された電圧に基づいて交流電圧を出力する電源ICを備えており、これを交流電圧源202として模式的に図2に示している。電源ICは本来、実装基板201の一主面上に実装されるが、図2では電源ICを交流電圧源202として実装基板の内部に模式的に表記している。交流電圧源202は、実装基板201の内部の配線層に延在する配線に接続されている。
次に、第2の実施の形態を説明する。図7は、本願発明の第2の実施の形態に係るシステム700を示している。第1の実施の形態と異なる点は、実装基板701の上に、複数の半導体パッケージ、すなわち第1の半導体パッケージ718と第2の半導体パッケージ719が積層されている点と、第2の半導体パッケージ719が、アンテナ717を有し、図示していないが、第1の半導体パッケージにも、アンテナ717と同様のアンテナを有している点である。以下、具体的にシステム700の構成を説明する。なお、第1の実施の形態の説明内容と重複する部分は適宜、省略する。
図8は、第3の実施の形態におけるシステム800の構成を示す。なお、以下では、これまでの説明と重複する構成要素については説明を省略する。図8は、システム800の上視図である。図8では、実装基板801に複数の半導体パッケージが実装されており、それぞれ上視図においては各半導体パッケージが保護部材802、保護部材806、保護部材810で示されている。したがって、この図8から分かるように、第3の実施の形態では第2の実施の形態とは異なり、半導体パッケージが実装基板801の一主面の平面上に複数個、実装されている。保護部材802は、第2の実施の形態の保護部材709と同様に、図示されてはいないが、パッケージ基板上に設けられたペレット等を保護している。また、保護部材802の上面には穴部803と穴部804が形成され、当該保護部材802と図示されていないパッケージ基板を貫通している。そして実装基板801において、穴部803と穴部804に対応する位置に実装基板801を貫通する穴部が設けられている。そして保護部材802を有する半導体パッケージは、これらの穴部を通る固定部材805で実装基板801に固定されている。
11 実装基板
13 パッケージ基板
14 半導体素子
15 保護部材
16 半田ボール
17 コア基材
18 ソルダーレジスト
21 ボンディングワイヤ
25 コア基材
26 ソルダーレジスト
200 システム
201 実装基板
202 交流電圧源(電源IC)
203 コイル
204 パッケージ基板
205 コイル
206 電極パッド
207 電極パッド
208 ボンディングワイヤ
209 ボンディングワイヤ
210 ペレット
211 保護部材
212 穴部
213 穴部
214 固定部材
215 穴部
216 穴部
217 半導体パッケージ
218 追加穴部
700 システム
701 実装基板
702 交流電圧源
703 コイル
704 パッケージ基板
705 コイル
706 保護部材
707 パッケージ基板
708 コイル
709 保護部材
710 ペレット
711 穴部
712 穴部
713 穴部
714 穴部
715 穴部
716 穴部
717 アンテナ
718 半導体パッケージ
719 半導体パッケージ
801 実装基板
802 保護部材
803 穴部
804 穴部
805 固定部材
806 保護部材
807 固定部材
808 穴部
809 穴部
810 保護部材
901 アンテナ
902 アンテナ
Claims (17)
- 磁束の変動に応答して流れる誘導電流に基づいて電力を供給するコイル、を含むパッケージ基板と、
前記パッケージ基板上に設けられ、前記コイルから供給される電力に基づき動作する回路を含むペレットと、
前記パッケージ基板を覆い、少なくとも前記ペレットを保護する保護部材と、
前記保護部材を貫通する第1の穴部と、
前記コイルを形成する配線に囲まれており、前記パッケージ基板を貫通する第2の穴部と、
を有することを特徴とする半導体パッケージ。 - 前記第1及び第2の穴部は、前記半導体パッケージを実装基板に固定する固定部材を内部に通すための穴部であることを特徴とする請求項1に記載の半導体パッケージ。
- 前記ペレットが含む前記回路と電気的に接続され、信号の送信と受信を行うことが可能なアンテナをさらに有することを特徴とする請求項2に記載の半導体パッケージ。
- 前記コイルは、前記パッケージ基板が有する面の内、前記ペレットと向き合う上面及び前記上面と対向する下面の間に形成されている配線層を延在する配線により形成されていることを特徴とする請求項2に記載の半導体パッケージ。
- 前記配線層は複数の層からなり、前記コイルの一巻き目の配線は前記配線層が有する一の層に延在しており、前記コイルの二巻き目の配線は前記一の層とは異なる層に延在していることを特徴とする請求項4に記載の半導体パッケージ。
- 前記コイル、前記パッケージ基板、前記ペレット、前記保護部材、前記アンテナはそれぞれ第1コイル、第1パッケージ基板、第1ペレット、第1保護部材、第1アンテナであって、
前記第1保護部材上に設けられ、磁束の変動に応答して流れる誘導電流に基づいて電力を供給する第2コイルを含む第2パッケージ基板と、
前記第2パッケージ基板上に設けられ、前記第2コイルから供給される電力に基づき動作する回路を含む第2ペレットと、
前記第2パッケージ基板を覆い、少なくとも前記第2ペレットを保護する第2保護部材と、
前記第2保護部材を貫通する第3の穴部と、
前記第2コイルを形成する配線に囲まれており、前記第2パッケージ基板を貫通する第4の穴部と、
前記第2ペレットが含む回路と電気的に接続され、信号の送信と受信を行うことが可能な第2アンテナと、
をさらに有することを特徴とする請求項3に記載の半導体パッケージ。 - 前記第1アンテナと第2アンテナとの間で信号の送受信が行われることを特徴とする請求項6に記載の半導体パッケージ。
- 前記第1アンテナ及び第2アンテナのそれぞれはスパイラルアンテナであり、それぞれのスパイラルの形状が向かい合っていることを特徴とする請求項7に記載の半導体パッケージ。
- 前記第3および第4の穴部は、前記半導体パッケージを実装基板に固定する固定部材を通すための穴部であることを特徴とする請求項6に記載の半導体パッケージ。
- 前記第1の穴部とは別に設けられ、前記保護部材を貫通する第5の穴部と、前記第2の穴部とは別に設けられ、前記パッケージ基板を貫通する第6の穴部をさらに有し、
前記第6の穴部が、前記コイルを形成する配線に囲まれていることを特徴とする請求項1に記載の半導体パッケージ。 - 前記コイルに流れる前記誘導電流は、前記半導体パッケージを実装する実装基板に形成されるコイルから生じる磁束の変動に基づくことを特徴とする請求項1に記載の半導体パッケージ。
- 前記固定部材は磁性体であることを特徴とする請求項2に記載の半導体パッケージ。
- 電圧が供給される第1コイルを含む実装基板と、
前記実装基板上に設けられ、前記電圧の変化に基づく磁束の変動に応答して流れる誘導電流に基づいて、電力を供給する第2コイル、を含むパッケージ基板と、
前記パッケージ基板上に設けられ、前記第2コイルから供給される電力に基づき動作する回路を含むペレットと、
前記パッケージ基板を覆い、少なくとも前記ペレットを保護する保護部材と、
前記保護部材を貫通する第1の穴部と、
前記第2コイルを形成する配線に囲まれており、前記パッケージ基板を貫通する第2の穴部と、
前記第1コイルを形成する配線に囲まれており、前記実装基板を貫通する第3の穴部と、
前記第1ないし第3の穴部のそれぞれの内部を通り、前記パッケージ基板と前記保護部材を前記実装基板に固定する固定部材と、
を有することを特徴とするシステム。 - 前記ペレットが含む前記回路と電気的に接続され、信号の送信と受信を行うことが可能なアンテナをさらに有することを特徴とする請求項13に記載のシステム。
- 前記固定部材は、第1ないし第3の穴部のそれぞれの内部を通る閉ループ形状または開ループ形状の磁性体であることを特徴とする請求項13に記載のシステム。
- 前記パッケージ基板、前記ペレット、前記保護部材、前記固定部材、前記アンテナはそれぞれ第1パッケージ基板、第1ペレット、第1保護部材、第1固定部材、第1アンテナであって、
前記実装基板が有する面の内、前記第1パッケージ基板が設けられている平面上に設けられ、前記電圧の変化に基づく磁束の変動に応答して流れる誘導電流に基づいて、電力を供給する第3コイル、を含む第2パッケージ基板と、
前記第2パッケージ基板上に設けられ、前記第3コイルから供給される電力に基づき動作する回路を含む第2ペレットと、
前記第2パッケージ基板に対して設けられると共に、前記第2ペレットが含む回路と電気的に接続され、信号の送信と受信を行うことが可能な第2アンテナと、
前記第2パッケージ基板を覆い、少なくとも前記第2ペレットを保護する第2保護部材と、
前記第2保護部材を貫通する第4の穴部と、
前記第3コイルを形成する配線に囲まれており、前記第2パッケージ基板を貫通する第5の穴部と、
前記実装基板を貫通する第6の穴部と、
前記第4ないし第6の穴部のそれぞれの内部を通り、前記第2パッケージ基板と前記第2保護部材を前記実装基板に固定する第2固定部材と、
をさらに有することを特徴とする請求項14に記載のシステム。 - 前記実装基板に含まれ前記電圧が供給される第4コイルをさらに有し、前記第2固定部材は前記第4コイルを形成する配線に囲まれていることを特徴とする請求項16に記載のシステム。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2009257318A JP5341717B2 (ja) | 2009-11-10 | 2009-11-10 | 半導体パッケージ及びシステム |
US12/926,131 US8310035B2 (en) | 2009-11-10 | 2010-10-27 | Semiconductor package and system |
US13/655,309 US8723301B2 (en) | 2009-11-10 | 2012-10-18 | Semiconductor package and system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2009257318A JP5341717B2 (ja) | 2009-11-10 | 2009-11-10 | 半導体パッケージ及びシステム |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2011103347A JP2011103347A (ja) | 2011-05-26 |
JP5341717B2 true JP5341717B2 (ja) | 2013-11-13 |
Family
ID=43973544
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2009257318A Expired - Fee Related JP5341717B2 (ja) | 2009-11-10 | 2009-11-10 | 半導体パッケージ及びシステム |
Country Status (2)
Country | Link |
---|---|
US (2) | US8310035B2 (ja) |
JP (1) | JP5341717B2 (ja) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5341717B2 (ja) * | 2009-11-10 | 2013-11-13 | ルネサスエレクトロニクス株式会社 | 半導体パッケージ及びシステム |
US10381720B2 (en) * | 2010-12-08 | 2019-08-13 | Nxp B.V. | Radio frequency identification (RFID) integrated circuit (IC) and matching network/antenna embedded in surface mount devices (SMD) |
JP6135690B2 (ja) * | 2015-02-06 | 2017-05-31 | トヨタ自動車株式会社 | 半導体チップと、その半導体チップにボンディングされるワイヤの断線検出方法 |
US10269734B2 (en) * | 2015-07-16 | 2019-04-23 | Ultramemory Inc. | Semiconductor element |
CN106920786B (zh) | 2016-03-16 | 2018-11-06 | 三星半导体(中国)研究开发有限公司 | 集成电源模块的封装件 |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4859807A (en) * | 1985-07-19 | 1989-08-22 | Kollmorgen Technologies Corporation | Wire scribed circuit boards and method of manufacture |
US5028983A (en) * | 1988-10-28 | 1991-07-02 | International Business Machines Corporation | Multilevel integrated circuit packaging structures |
JPH07161865A (ja) | 1993-12-06 | 1995-06-23 | Toshiba Corp | 表面実装形半導体パッケージと、このパッケージを有する回路装置 |
JP3305843B2 (ja) * | 1993-12-20 | 2002-07-24 | 株式会社東芝 | 半導体装置 |
JP3649111B2 (ja) * | 2000-10-24 | 2005-05-18 | 株式会社村田製作所 | 高周波回路基板およびそれを用いた高周波モジュールおよびそれを用いた電子装置 |
JP2002329976A (ja) * | 2001-04-26 | 2002-11-15 | Kyocera Corp | 多層配線基板 |
WO2003084296A1 (fr) * | 2002-03-28 | 2003-10-09 | Fujitsu Limited | Procede de correction des caracteristiques de transmission en circuit, sa structure de correction, et support de cone utilise pour la structure de correction |
JP2004064851A (ja) | 2002-07-26 | 2004-02-26 | Matsushita Electric Ind Co Ltd | 開閉部を有する電気機器 |
JP2005347369A (ja) * | 2004-06-01 | 2005-12-15 | Renesas Technology Corp | 半導体装置およびその製造方法 |
JP4752369B2 (ja) * | 2004-08-24 | 2011-08-17 | ソニー株式会社 | 半導体装置および基板 |
JP2007012690A (ja) | 2005-06-28 | 2007-01-18 | Fujifilm Holdings Corp | ボールグリッドアレイパッケージの実装構造 |
JP2007157985A (ja) | 2005-12-05 | 2007-06-21 | Sogo Keiso Kk | 非接触タイプの電源供給システム |
JP4913640B2 (ja) * | 2007-03-19 | 2012-04-11 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
JP2009252893A (ja) * | 2008-04-03 | 2009-10-29 | Elpida Memory Inc | 半導体装置 |
JP5291381B2 (ja) * | 2008-05-19 | 2013-09-18 | ルネサスエレクトロニクス株式会社 | 半導体パッケージ |
JP5614286B2 (ja) * | 2009-01-28 | 2014-10-29 | 日立金属株式会社 | 半導体装置及び電源回路 |
JP5341717B2 (ja) * | 2009-11-10 | 2013-11-13 | ルネサスエレクトロニクス株式会社 | 半導体パッケージ及びシステム |
-
2009
- 2009-11-10 JP JP2009257318A patent/JP5341717B2/ja not_active Expired - Fee Related
-
2010
- 2010-10-27 US US12/926,131 patent/US8310035B2/en not_active Expired - Fee Related
-
2012
- 2012-10-18 US US13/655,309 patent/US8723301B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
US20110108975A1 (en) | 2011-05-12 |
US8723301B2 (en) | 2014-05-13 |
US20130037928A1 (en) | 2013-02-14 |
US8310035B2 (en) | 2012-11-13 |
JP2011103347A (ja) | 2011-05-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8664745B2 (en) | Integrated inductor | |
JP5341717B2 (ja) | 半導体パッケージ及びシステム | |
US8604570B2 (en) | Integrated electronic device with transceiving antenna and magnetic interconnection | |
JPWO2009113373A1 (ja) | 半導体装置 | |
EP2752860A2 (en) | Multi-layered magnetic shields | |
JP5448675B2 (ja) | プローブカード及びそれを用いた半導体ウェーハの検査方法 | |
US10991654B2 (en) | Inductive connection structure for use in an integrated circuit | |
JP6642006B2 (ja) | コイル部品及びこれを備える回路基板 | |
CN106066420A (zh) | 电流检测设备 | |
JP6919194B2 (ja) | コイル部品及びこれを備える回路基板 | |
JP2011185914A (ja) | 電流センサ | |
TWI734616B (zh) | 電子封裝件及其製法 | |
JP2011145273A (ja) | 電流センサ | |
US20110273261A1 (en) | Magnetically Shielded Inductor Structure | |
JP2015052471A (ja) | センサ装置 | |
JP2017017140A (ja) | コイル部品 | |
US9872410B2 (en) | Inductor | |
JP4581016B2 (ja) | 半導体チップ実装体、半導体チップ実装体の製造方法および電子機器 | |
JP2010016250A (ja) | 半導体装置 | |
JP2006178713A (ja) | 情報処理装置 | |
CN216412855U (zh) | 一种屏蔽结构及电磁器件 | |
TW201822224A (zh) | 電子模組 | |
CN110690201A (zh) | 半导体封装装置及其制造方法 | |
US20240096818A1 (en) | Shielding for reducing electromagnetic interference and magnetic interference and methods for forming the same | |
JP2018025569A (ja) | センサ装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20120816 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20130305 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20130307 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20130411 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20130730 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20130808 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5341717 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313531 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
LAPS | Cancellation because of no payment of annual fees |