JP5048815B2 - フリップチップ型半導体裏面用フィルム、及び、ダイシングテープ一体型半導体裏面用フィルム - Google Patents
フリップチップ型半導体裏面用フィルム、及び、ダイシングテープ一体型半導体裏面用フィルム Download PDFInfo
- Publication number
- JP5048815B2 JP5048815B2 JP2010163094A JP2010163094A JP5048815B2 JP 5048815 B2 JP5048815 B2 JP 5048815B2 JP 2010163094 A JP2010163094 A JP 2010163094A JP 2010163094 A JP2010163094 A JP 2010163094A JP 5048815 B2 JP5048815 B2 JP 5048815B2
- Authority
- JP
- Japan
- Prior art keywords
- film
- back surface
- semiconductor
- semiconductor back
- dicing tape
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L21/6836—Wafer tapes, e.g. grinding or dicing support tapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68377—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support with parts of the auxiliary support remaining in the finished device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54473—Marks applied to semiconductor devices or parts for use after dicing
- H01L2223/5448—Located on chip prior to dicing and remaining on chip after dicing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/13111—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/1354—Coating
- H01L2224/13599—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16245—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/2954—Coating
- H01L2224/29599—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/81007—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector involving a permanent auxiliary member being left in the finished device, e.g. aids for holding or protecting the bump connector during or after the bonding process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/81053—Bonding environment
- H01L2224/81095—Temperature settings
- H01L2224/81096—Transient conditions
- H01L2224/81097—Heating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81193—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed on both the semiconductor or solid-state body and another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
- H01L2224/81815—Reflow soldering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/831—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
- H01L2224/83102—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus using surface energy, e.g. capillary forces
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/83909—Post-treatment of the layer connector or bonding area
- H01L2224/8391—Cleaning, e.g. oxide removal step, desmearing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00013—Fully indexed content
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0103—Zinc [Zn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01083—Bismuth [Bi]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/24—Structurally defined web or sheet [e.g., overall dimension, etc.]
- Y10T428/24355—Continuous and nonuniform or irregular surface on layer or component [e.g., roofing, etc.]
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/31504—Composite [nonstructural laminate]
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Dicing (AREA)
- Adhesive Tapes (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Description
図1で示されるように、ダイシングテープ一体型半導体裏面用フィルム1は、基材31上に粘着剤層32が設けられたダイシングテープ3と、前記粘着剤層上に設けられたフリップチップ型半導体裏面用フィルム(以下、「半導体裏面用フィルム」という場合がある)2とを備える構成である。また、本発明のダイシングテープ一体型半導体裏面用フィルムは、図1で示されているように、ダイシングテープ3の粘着剤層32上において、半導体ウエハの貼着部分に対応する部分33のみに半導体裏面用フィルム2が形成された構成であってもよいが、粘着剤層32の全面に半導体裏面用フィルムが形成された構成でもよく、また、半導体ウエハの貼着部分に対応する部分33より大きく且つ粘着剤層32の全面よりも小さい部分に半導体裏面用フィルムが形成された構成でもよい。なお、半導体裏面用フィルム2の表面(ウエハの裏面に貼着される側の表面)は、ウエハ裏面に貼着されるまでの間、セパレータ等により保護されていてもよい。
半導体裏面用フィルム2はフィルム状の形態を有している。半導体裏面用フィルム2は、通常、製品としてのダイシングテープ一体型半導体裏面用フィルムの形態では、未硬化状態(半硬化状態を含む)であり、ダイシングテープ一体型半導体裏面用フィルムを半導体ウエハに貼着させた後に熱硬化される(詳細については後述する)。
<ゲル分率の測定方法>
半導体裏面用フィルムから約0.1gをサンプリングして精秤し(試料の重量)、該サンプルをメッシュ状シートで包んだ後、約50mlのトルエン中に室温で1週間浸漬させた。その後、溶剤不溶分(メッシュ状シートの内容物)をトルエンから取り出し、130℃で約2時間乾燥させ、乾燥後の溶剤不溶分を秤量し(浸漬・乾燥後の重量)、下記式(a)よりゲル分率(重量%)を算出する。
ゲル分率(重量%)=[(浸漬・乾燥後の重量)/(試料の重量)]×100 (a)
前記ダイシングテープ3は、基材31上に粘着剤層32が形成されて構成されている。このように、ダイシングテープ3は、基材31と、粘着剤層32とが積層された構成を有していればよい。基材(支持基材)は粘着剤層等の支持母体として用いることができる。前記基材31は放射線透過性を有していることが好ましい。前記基材31としては、例えば、紙などの紙系基材;布、不織布、フェルト、ネットなどの繊維系基材;金属箔、金属板などの金属系基材;プラスチックのフィルムやシートなどのプラスチック系基材;ゴムシートなどのゴム系基材;発泡シートなどの発泡体や、これらの積層体[特に、プラスチック系基材と他の基材との積層体や、プラスチックフィルム(又はシート)同士の積層体など]等の適宜な薄葉体を用いることができる。本発明では、基材としては、プラスチックのフィルムやシートなどのプラスチック系基材を好適に用いることができる。このようなプラスチック材における素材としては、例えば、ポリエチレン(PE)、ポリプロピレン(PP)、エチレン−プロピレン共重合体等のオレフィン系樹脂;エチレン−酢酸ビニル共重合体(EVA)、アイオノマー樹脂、エチレン−(メタ)アクリル酸共重合体、エチレン−(メタ)アクリル酸エステル(ランダム、交互)共重合体等のエチレンをモノマー成分とする共重合体;ポリエチレンテレフタレート(PET)、ポリエチレンナフタレート(PEN)、ポリブチレンテレフタレート(PBT)等のポリエステル;アクリル系樹脂;ポリ塩化ビニル(PVC);ポリウレタン;ポリカーボネート;ポリフェニレンスルフィド(PPS);ポリアミド(ナイロン)、全芳香族ポリアミド(アラミド)等のアミド系樹脂;ポリエーテルエーテルケトン(PEEK);ポリイミド;ポリエーテルイミド;ポリ塩化ビニリデン;ABS(アクリロニトリル−ブタジエン−スチレン共重合体);セルロース系樹脂;シリコーン樹脂;フッ素樹脂などが挙げられる。
本実施の形態に係るダイシングテープ一体型半導体裏面用フィルムの製造方法について、図1に示すダイシングテープ一体型半導体裏面用フィルム1を例にして説明する。先ず、基材31は、従来公知の製膜方法により製膜することができる。当該製膜方法としては、例えばカレンダー製膜法、有機溶媒中でのキャスティング法、密閉系でのインフレーション押出法、Tダイ押出法、共押出し法、ドライラミネート法等が例示できる。
半導体ウエハとしては、公知乃至慣用の半導体ウエハであれば特に制限されず、各種素材の半導体ウエハから適宜選択して用いることができる。本発明では、半導体ウエハとしては、シリコンウエハを好適に用いることができる。
本実施の形態に係る半導体装置の製造方法について、図2を参照しながら以下に説明する。図2は、前記ダイシングテープ一体型半導体裏面用フィルム1を用いた場合の半導体装置の製造方法を示す断面模式図である。
先ず、図2(a)で示されるように、ダイシングテープ一体型半導体裏面用フィルム1の半導体裏面用フィルム2上に任意に設けられたセパレータを適宜に剥離し、当該半導体裏面用フィルム2上に半導体ウエハ4を貼着して、これを接着保持させ固定する(マウント工程)。このとき前記半導体裏面用フィルム2は未硬化状態(半硬化状態を含む)にある。また、ダイシングテープ一体型半導体裏面用フィルム1は、半導体ウエハ4の裏面に貼着される。半導体ウエハ4の裏面とは、回路面とは反対側の面(非回路面、非電極形成面などとも称される)を意味する。貼着方法は特に限定されないが、圧着による方法が好ましい。圧着は、通常、圧着ロール等の押圧手段により押圧しながら行われる。
次に、図2(b)で示されるように、半導体ウエハ4のダイシングを行う。これにより、半導体ウエハ4を所定のサイズに切断して個片化(小片化)し、半導体チップ5を製造する。ダイシングは、例えば、半導体ウエハ4の回路面側から常法に従い行われる。また、本工程では、例えば、ダイシングテープ一体型半導体裏面用フィルム1まで切込みを行うフルカットと呼ばれる切断方式等を採用できる。本工程で用いるダイシング装置としては特に限定されず、従来公知のものを用いることができる。また、半導体ウエハ4は、半導体裏面用フィルムを有するダイシングテープ一体型半導体裏面用フィルム1により優れた密着性で接着固定されているので、チップ欠けやチップ飛びを抑制できると共に、半導体ウエハ4の破損も抑制できる。なお、半導体裏面用フィルム2がエポキシ樹脂を含む樹脂組成物により形成されていると、ダイシングにより切断されても、その切断面において半導体裏面用フィルムの接着剤層の糊はみ出しが生じるのを抑制又は防止することができる。その結果、切断面同士が再付着(ブロッキング)することを抑制又は防止することができ、後述のピックアップを一層良好に行うことができる。
ダイシングテープ一体型半導体裏面用フィルム1に接着固定された半導体チップ5を回収する為に、図2(c)で示されるように、半導体チップ5のピックアップを行って、半導体チップ5を半導体裏面用フィルム2とともにダイシングテープ3より剥離させる。ピックアップの方法としては特に限定されず、従来公知の種々の方法を採用できる。例えば、個々の半導体チップ5をダイシングテープ一体型半導体裏面用フィルム1の基材31側からニードルによって突き上げ、突き上げられた半導体チップ5をピックアップ装置によってピックアップする方法等が挙げられる。なお、ピックアップされた半導体チップ5は、その裏面が半導体裏面用フィルム2により保護されている。
搬送先では、保管用部材のカバーテープが剥離され、収納されている半導体チップ5がエアーノズルで吸着される。エアーノズルで吸着された半導体チップ5は、図2(d)で示されるように、基板等の被着体に、フリップチップボンディング方式(フリップチップ実装方式)により固定させる。具体的には、半導体チップ5を、半導体チップ5の回路面(表面、回路パターン形成面、電極形成面などとも称される)が被着体6と対向する形態で、被着体6に常法に従い固定させる。例えば、半導体チップ5の回路面側に形成されているバンプ51を、被着体6の接続パッドに被着された接合用の導電材(半田など)61に接触させて押圧しながら導電材を溶融させることにより、半導体チップ5と被着体6との電気的導通を確保し、半導体チップ5を被着体6に固定させることができる(フリップチップボンディング工程)。このとき、半導体チップ5と被着体6との間には空隙が形成されており、その空隙間距離は、一般的に30μm〜300μm程度である。尚、半導体チップ5を被着体6上にフリップチップボンディング(フリップチップ接続)した後は、半導体チップ5と被着体6との対向面や間隙を洗浄し、該間隙に封止材(封止樹脂など)を充填させて封止することが重要である。
<フリップチップ型半導体裏面用フィルムの作製>
アクリル樹脂(商品名「SG−708−6」、ナガセケムテックス株式会社製):100部に対して、フェノキシ樹脂(商品名「EP4250」、JER株式会社製):40部、フェノール樹脂(商品名「MEH−8320」、明和化成株式会社製):129部、球状シリカ(商品名「SO−25R」、株式会社アドマテックス製、平均粒径:0.5μm):663部、染料(商品名「OIL BLACK BS」、オリエント化学工業株式会社製):14部、熱硬化促進触媒(商品名「2PHZ−PW」四国化成工業株式会社製):1部をメチルエチルケトンに溶解して、固形分濃度が23.6重量%となる接着剤組成物の溶液を調製した。
上記フリップチップ型半導体裏面用フィルムAを、ダイシングテープ(商品名「V−8−T」日東電工株式会社製;基材の平均厚さ:65μm、粘着剤層の平均厚さ:10μm)の粘着剤層上に、ハンドローラーを用いて貼り合せ、ダイシングテープ一体型半導体裏面用フィルムAを作製した。
<フリップチップ型半導体裏面用フィルムの作製>
アクリル樹脂(商品名「SG−708−6」、ナガセケムテックス株式会社製):100部に対して、フェノキシ樹脂(商品名「EP4250」、JER株式会社製):40部、フェノール樹脂(商品名「MEH−8320」、明和化成株式会社製):129部、球状シリカ(商品名「SO−25R」、株式会社アドマテックス製、平均粒径:0.5μm):1137部、染料(商品名「OIL BLACK BS」、オリエント化学工業株式会社製):14部、熱硬化促進触媒(商品名「2PHZ−PW」四国化成工業株式会社製):1部をメチルエチルケトンに溶解して、固形分濃度が23.6重量%となる接着剤組成物の溶液を調製した。
上記フリップチップ型半導体裏面用フィルムBを、ダイシングテープ(商品名「V−8−T」日東電工株式会社製;基材の平均厚さ:65μm、粘着剤層の平均厚さ:10μm)の粘着剤層上に、ハンドローラーを用いて貼り合せ、ダイシングテープ一体型半導体裏面用フィルムBを作製した。
<フリップチップ型半導体裏面用フィルムの作製>
アクリル樹脂(商品名「SG−708−6」、ナガセケムテックス株式会社製):100部に対して、フェノキシ樹脂(商品名「EP4250」、JER株式会社製):40部、フェノール樹脂(商品名「MEH−8320」、明和化成株式会社製):129部、球状シリカ(商品名「SO−25R」、株式会社アドマテックス製、平均粒径:0.5μm):426部、染料(商品名「OIL BLACK BS」、オリエント化学工業株式会社製):14部、熱硬化促進触媒(商品名「2PHZ−PW」四国化成工業株式会社製):1部をメチルエチルケトンに溶解して、固形分濃度が23.6重量%となる接着剤組成物の溶液を調製した。
上記フリップチップ型半導体裏面用フィルムCを、ダイシングテープ(商品名「V−8−T」日東電工株式会社製;基材の平均厚さ:65μm、粘着剤層の平均厚さ:10μm)の粘着剤層上に、ハンドローラーを用いて貼り合せ、ダイシングテープ一体型半導体裏面用フィルムCを作製した。
<フリップチップ型半導体裏面用フィルムの作製>
アクリル樹脂(商品名「SG−708−6」、ナガセケムテックス株式会社製):100部に対して、フェノキシ樹脂(商品名「EP4250」、JER株式会社製):40部、フェノール樹脂(商品名「MEH−8320」、明和化成株式会社製):129部、球状シリカ(商品名「SO−25R」、株式会社アドマテックス製、平均粒径:0.5μm):284部、染料(商品名「OIL BLACK BS」、オリエント化学工業株式会社製):14部、熱硬化促進触媒(商品名「2PHZ−PW」四国化成工業株式会社製):1部をメチルエチルケトンに溶解して、固形分濃度が23.6重量%となる接着剤組成物の溶液を調製した。
上記フリップチップ型半導体裏面用フィルムCを、ダイシングテープ(商品名「V−8−T」日東電工株式会社製;基材の平均厚さ:65μm、粘着剤層の平均厚さ:10μm)の粘着剤層上に、ハンドローラーを用いて貼り合せ、ダイシングテープ一体型半導体裏面用フィルムDを作製した。
<フリップチップ型半導体裏面用フィルムの作製>
アクリル樹脂(商品名「SG−708−6」、ナガセケムテックス株式会社製):100部に対して、フェノキシ樹脂(商品名「EP4250」、JER株式会社製):40部、フェノール樹脂(商品名「MEH−8320」、明和化成株式会社製):129部、球状シリカ(商品名「SO−25R」、株式会社アドマテックス製、平均粒径:0.5μm):189部、染料(商品名「OIL BLACK BS」、オリエント化学工業株式会社製):14部、熱硬化促進触媒(商品名「2PHZ−PW」四国化成工業株式会社製):1部をメチルエチルケトンに溶解して、固形分濃度が23.6重量%となる接着剤組成物の溶液を調製した。
上記フリップチップ型半導体裏面用フィルムEを、ダイシングテープ(商品名「V−8−T」日東電工株式会社製;基材の平均厚さ:65μm、粘着剤層の平均厚さ:10μm)の粘着剤層上に、ハンドローラーを用いて貼り合せ、ダイシングテープ一体型半導体裏面用フィルムEを作製した。
フリップチップ型半導体裏面用フィルムA〜Eの露出面側(剥離ライナとは反対側の面)の表面粗さ(Ra)を、JIS B 0601に基づき、WYKO社製の非接触三次元粗さ測定装置(NT3300)を用いて測定した。測定条件は、50倍とし、測定値は、測定データにMedian filterをかけて求めた。測定は、各フリップチップ型半導体裏面用フィルムについて、測定箇所を変更しながら5回行い、その平均値を表面粗さ(Ra)とした。結果を下記表1に示す。
先ず、ダイシングテープ一体型半導体裏面用フィルムからセパレータを剥離した後、半導体ウエハ(直径8インチ、厚さ200μm;シリコンミラーウエハ)を半導体裏面用フィルム上に70℃でロール圧着して貼り合わせた。更に、半導体ウエハのダイシングを行った。ダイシングは10mm角のチップサイズとなる様にフルカットした。なお、貼り合わせ条件、ダイシング条件は、下記のとおりである。
貼り付け装置:商品名「MA−3000III」日東精機株式会社製
貼り付け速度計:10mm/min
貼り付け圧力:0.15MPa
貼り付け時のステージ温度:70℃
[ダイシング条件]
ダイシング装置:商品名「DFD−6361」ディスコ社製
ダイシングリング:「2−8−1」(ディスコ社製)
ダイシング速度:30mm/sec
ダイシングブレード:
Z1;ディスコ社製「203O−SE 27HCDD」
Z2;ディスコ社製「203O−SE 27HCBB」
ダイシングブレード回転数:
Z1;40,000rpm
Z2;45,000rpm
カット方式:ステップカット
ウェハチップサイズ:10.0mm角
ピックアップ装置:商品名「SPA−300」株式会社新川社製
ピックアップニードル本数:9本
ニードル突き上げ速度:20mm/s
ニードル突き上げ量 : 500μm
ピックアップ時間:1秒
ダイシングテープ エキスパンド量 : 3mm
表1から分かる通り、実施例1〜4のように、半導体素子の裏面に対向しない側の表面粗さ(Ra)が、硬化前において、50nm〜3μmの範囲内のフリップチップ型半導体裏面用フィルムであると、フリップチップ型半導体裏面用フィルム付き半導体チップを素子保持用テープから容易に剥離できることが確認された。
2 半導体裏面用フィルム
3 ダイシングテープ
31 基材
32 粘着剤層
33 半導体ウエハの貼着部分に対応する部分
4 半導体ウエハ
5 半導体チップ
51 半導体チップ5の回路面側に形成されているバンプ
6 被着体
61 被着体6の接続パッドに被着された接合用の導電材
Claims (4)
- 被着体上にフリップチップ接続された半導体素子の裏面に形成するためのフリップチップ型半導体裏面用フィルムであって、
前記フリップチップ型半導体裏面用フィルムは、半導体素子の裏面に形成する際に半導体素子の裏面に対向しない側の表面粗さ(Ra)が、硬化前において、50nm〜3μmの範囲内であることを特徴とするフリップチップ型半導体裏面用フィルム。 - 前記フリップチップ型半導体裏面用フィルムの厚さは2μm〜200μmの範囲内であることを特徴とする請求項1に記載のフリップチップ型半導体裏面用フィルム。
- 前記半導体素子の厚さは20μm〜300μmの範囲内であることを特徴とする請求項1又は2に記載のフリップチップ型半導体裏面用フィルム。
- 請求項1〜3のいずれか1に記載のフリップチップ型半導体裏面用フィルムが、ダイシングテープ上に積層されたダイシングテープ一体型半導体裏面用フィルムであって、
前記ダイシングテープは基材上に粘着剤層が積層された構造であり、前記フリップチップ型半導体裏面用フィルムは前記粘着剤層上に積層されていることを特徴とするダイシングテープ一体型半導体裏面用フィルム。
Priority Applications (9)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2010163094A JP5048815B2 (ja) | 2010-07-20 | 2010-07-20 | フリップチップ型半導体裏面用フィルム、及び、ダイシングテープ一体型半導体裏面用フィルム |
US13/170,669 US20120021174A1 (en) | 2010-07-20 | 2011-06-28 | Film for flip chip type semiconductor back surface, and dicing tape-integrated film for semiconductor back surface |
KR1020110063909A KR101555733B1 (ko) | 2010-07-20 | 2011-06-29 | 다이싱 테이프 일체형 반도체 이면용 필름 또는 플립칩형 반도체 이면용 필름을 이용한 반도체 장치의 제조방법, 및 반도체 장치 |
TW100123167A TWI446431B (zh) | 2010-07-20 | 2011-06-30 | 覆晶型半導體背面用膜及半導體背面用切晶帶一體膜 |
CN201110184582.XA CN102376614B (zh) | 2010-07-20 | 2011-06-30 | 倒装芯片型半导体背面用膜和半导体背面用切割带集成膜 |
CN201610599500.0A CN106057722B (zh) | 2010-07-20 | 2011-06-30 | 倒装芯片型半导体背面用膜和半导体背面用切割带集成膜 |
CN201711144950.1A CN107887320A (zh) | 2010-07-20 | 2011-06-30 | 倒装芯片型半导体背面用膜和半导体背面用切割带集成膜 |
KR1020150005990A KR101607803B1 (ko) | 2010-07-20 | 2015-01-13 | 플립칩형 반도체 이면용 필름 및 다이싱 테이프 일체형 반도체 이면용 필름 |
KR1020150146704A KR101640349B1 (ko) | 2010-07-20 | 2015-10-21 | 다이싱 테이프 일체형 반도체 이면용 필름 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2010163094A JP5048815B2 (ja) | 2010-07-20 | 2010-07-20 | フリップチップ型半導体裏面用フィルム、及び、ダイシングテープ一体型半導体裏面用フィルム |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2012160713A Division JP5465284B2 (ja) | 2012-07-19 | 2012-07-19 | フリップチップ型半導体裏面用フィルム、及び、ダイシングテープ一体型半導体裏面用フィルム |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2012028404A JP2012028404A (ja) | 2012-02-09 |
JP5048815B2 true JP5048815B2 (ja) | 2012-10-17 |
Family
ID=45493852
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2010163094A Active JP5048815B2 (ja) | 2010-07-20 | 2010-07-20 | フリップチップ型半導体裏面用フィルム、及び、ダイシングテープ一体型半導体裏面用フィルム |
Country Status (5)
Country | Link |
---|---|
US (1) | US20120021174A1 (ja) |
JP (1) | JP5048815B2 (ja) |
KR (3) | KR101555733B1 (ja) |
CN (3) | CN106057722B (ja) |
TW (1) | TWI446431B (ja) |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6427791B2 (ja) * | 2012-11-30 | 2018-11-28 | リンテック株式会社 | チップ用樹脂膜形成用シート及び半導体装置の製造方法 |
JP6505362B2 (ja) * | 2013-11-21 | 2019-04-24 | 日東電工株式会社 | 熱硬化型ダイボンドフィルム、ダイシングシート付きダイボンドフィルム、熱硬化型ダイボンドフィルムの製造方法、及び、半導体装置の製造方法 |
JP6216180B2 (ja) * | 2013-08-01 | 2017-10-18 | 日東電工株式会社 | 封止用シート、及び、当該封止用シートを用いた半導体装置の製造方法 |
CN104465418B (zh) * | 2014-12-24 | 2017-12-19 | 通富微电子股份有限公司 | 一种扇出晶圆级封装方法 |
WO2017077957A1 (ja) * | 2015-11-04 | 2017-05-11 | リンテック株式会社 | 半導体装置の製造方法 |
WO2017077809A1 (ja) * | 2015-11-04 | 2017-05-11 | リンテック株式会社 | 半導体装置の製造方法 |
JP6816918B2 (ja) * | 2015-11-04 | 2021-01-20 | リンテック株式会社 | 半導体装置の製造方法 |
TWI722170B (zh) * | 2016-04-28 | 2021-03-21 | 日商琳得科股份有限公司 | 保護膜形成用膜以及保護膜形成用複合片 |
KR102407322B1 (ko) * | 2016-04-28 | 2022-06-10 | 린텍 가부시키가이샤 | 보호막 형성용 필름 및 보호막 형성용 복합 시트 |
WO2017188202A1 (ja) * | 2016-04-28 | 2017-11-02 | リンテック株式会社 | 保護膜形成用フィルム及び保護膜形成用複合シート |
JP7137575B2 (ja) * | 2017-10-27 | 2022-09-14 | リンテック株式会社 | 保護膜形成用フィルム、保護膜形成用複合シート、及び半導体チップの製造方法 |
JP7046585B2 (ja) * | 2017-12-14 | 2022-04-04 | 日東電工株式会社 | 接着フィルムおよびダイシングテープ付き接着フィルム |
JP7173740B2 (ja) * | 2018-03-08 | 2022-11-16 | 日東電工株式会社 | 封止用シート |
CN111332231B (zh) * | 2018-06-22 | 2021-07-20 | 浙江航芯科技有限公司 | 汽车用智能座舱系统及使用该系统的汽车 |
JP7478524B2 (ja) * | 2019-09-05 | 2024-05-07 | リンテック株式会社 | 保護膜形成用フィルム、保護膜形成用複合シート、及び保護膜付きワーク加工物の製造方法 |
KR20230021285A (ko) | 2021-08-05 | 2023-02-14 | 현대자동차주식회사 | 다용도 조립식 차량 및 그 작동 방법 |
KR20240083189A (ko) | 2022-12-01 | 2024-06-12 | (주)이녹스첨단소재 | 다이싱 테이프 일체형 반도체 웨이퍼용 보호막 시트 |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1368092A (zh) * | 2001-02-05 | 2002-09-11 | 杨孟君 | 纳米麻黄止嗽制剂药物及其制备方法 |
JP2004063551A (ja) | 2002-07-25 | 2004-02-26 | Hitachi Chem Co Ltd | 半導体素子表面保護用フィルム及び半導体素子ユニット |
DE10235482B3 (de) | 2002-08-02 | 2004-01-22 | Süss Microtec Lithography Gmbh | Vorrichtung zum Fixieren dünner und flexibler Substrate |
JP4341343B2 (ja) | 2002-10-04 | 2009-10-07 | 日立化成工業株式会社 | 表面保護フィルム及びその製造方法 |
JP4364508B2 (ja) * | 2002-12-27 | 2009-11-18 | リンテック株式会社 | チップ裏面用保護膜形成用シートおよび保護膜付きチップの製造方法 |
JP2004221169A (ja) | 2003-01-10 | 2004-08-05 | Hitachi Chem Co Ltd | 半導体素子保護材、及び半導体装置 |
JP4642436B2 (ja) * | 2004-11-12 | 2011-03-02 | リンテック株式会社 | マーキング方法および保護膜形成兼ダイシング用シート |
JP4865312B2 (ja) | 2005-12-05 | 2012-02-01 | 古河電気工業株式会社 | チップ用保護膜形成用シート |
JP4954569B2 (ja) * | 2006-02-16 | 2012-06-20 | 日東電工株式会社 | 半導体装置の製造方法 |
JP2007250970A (ja) | 2006-03-17 | 2007-09-27 | Hitachi Chem Co Ltd | 半導体素子裏面保護用フィルム及びそれを用いた半導体装置とその製造法 |
JP4846406B2 (ja) | 2006-03-28 | 2011-12-28 | リンテック株式会社 | チップ用保護膜形成用シート |
JP4769975B2 (ja) * | 2006-03-29 | 2011-09-07 | オンセミコンダクター・トレーディング・リミテッド | 半導体装置の製造方法 |
JP2008006386A (ja) | 2006-06-29 | 2008-01-17 | Furukawa Electric Co Ltd:The | チップ用保護膜形成用シートによる保護膜形成方法。 |
CN101490813B (zh) * | 2006-07-19 | 2011-07-13 | 积水化学工业株式会社 | 切片及芯片键合带以及半导体芯片制造方法 |
JP2008166451A (ja) | 2006-12-27 | 2008-07-17 | Furukawa Electric Co Ltd:The | チップ保護用フィルム |
JP4732472B2 (ja) * | 2007-03-01 | 2011-07-27 | 日東電工株式会社 | 熱硬化型ダイボンドフィルム |
JP5144433B2 (ja) * | 2008-08-28 | 2013-02-13 | 古河電気工業株式会社 | チップ保護用フィルム |
JP4810565B2 (ja) * | 2008-11-26 | 2011-11-09 | 日東電工株式会社 | ダイシング・ダイボンドフィルム及び半導体装置の製造方法 |
-
2010
- 2010-07-20 JP JP2010163094A patent/JP5048815B2/ja active Active
-
2011
- 2011-06-28 US US13/170,669 patent/US20120021174A1/en not_active Abandoned
- 2011-06-29 KR KR1020110063909A patent/KR101555733B1/ko not_active Expired - Fee Related
- 2011-06-30 TW TW100123167A patent/TWI446431B/zh active
- 2011-06-30 CN CN201610599500.0A patent/CN106057722B/zh not_active Expired - Fee Related
- 2011-06-30 CN CN201110184582.XA patent/CN102376614B/zh not_active Expired - Fee Related
- 2011-06-30 CN CN201711144950.1A patent/CN107887320A/zh not_active Withdrawn
-
2015
- 2015-01-13 KR KR1020150005990A patent/KR101607803B1/ko active Active
- 2015-10-21 KR KR1020150146704A patent/KR101640349B1/ko not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
KR101607803B1 (ko) | 2016-03-30 |
US20120021174A1 (en) | 2012-01-26 |
KR101640349B1 (ko) | 2016-07-15 |
TWI446431B (zh) | 2014-07-21 |
CN106057722B (zh) | 2019-03-08 |
CN102376614A (zh) | 2012-03-14 |
KR101555733B1 (ko) | 2015-09-25 |
CN107887320A (zh) | 2018-04-06 |
JP2012028404A (ja) | 2012-02-09 |
KR20120010124A (ko) | 2012-02-02 |
KR20150010801A (ko) | 2015-01-28 |
CN106057722A (zh) | 2016-10-26 |
KR20150123762A (ko) | 2015-11-04 |
TW201205660A (en) | 2012-02-01 |
CN102376614B (zh) | 2019-04-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5048815B2 (ja) | フリップチップ型半導体裏面用フィルム、及び、ダイシングテープ一体型半導体裏面用フィルム | |
JP5820170B2 (ja) | 半導体装置用の接着フィルム、フリップチップ型半導体裏面用フィルム、及び、ダイシングテープ一体型半導体裏面用フィルム | |
JP5367656B2 (ja) | フリップチップ型半導体裏面用フィルム及びその用途 | |
JP5465284B2 (ja) | フリップチップ型半導体裏面用フィルム、及び、ダイシングテープ一体型半導体裏面用フィルム | |
WO2011132648A1 (ja) | フリップチップ型半導体裏面用フィルム、ダイシングテープ一体型半導体裏面用フィルム、半導体装置の製造方法、及び、フリップチップ型半導体装置 | |
JP5528936B2 (ja) | フリップチップ型半導体裏面用フィルム | |
JP6322317B2 (ja) | ダイシングテープ一体型接着シート、半導体装置の製造方法、及び、半導体装置 | |
JP5592811B2 (ja) | 半導体装置の製造方法 | |
JP6435088B2 (ja) | 半導体装置の製造に用いられる接着シート、ダイシングテープ一体型接着シート、半導体装置、及び、半導体装置の製造方法 | |
JP5681377B2 (ja) | 半導体装置の製造方法、及び、フリップチップ型半導体装置 | |
WO2011132647A1 (ja) | フリップチップ型半導体裏面用フィルム | |
JP6077922B2 (ja) | ダイシングテープ一体型接着シート、ダイシングテープ一体型接着シートを用いた半導体装置の製造方法、及び、半導体装置 | |
JP6129629B2 (ja) | ダイシングテープ一体型接着シート、及び、ダイシングテープ一体型接着シートを用いた半導体装置の製造方法 | |
JP2014135469A (ja) | 接着シート、ダイシングテープ一体型接着シート、半導体装置の製造方法、及び、半導体装置 | |
JP5384443B2 (ja) | フリップチップ型半導体裏面用フィルム、ダイシングテープ一体型半導体裏面用フィルム、半導体装置の製造方法、及び、フリップチップ型半導体装置 | |
JP5479991B2 (ja) | フリップチップ型半導体裏面用フィルム | |
JP5356326B2 (ja) | 半導体装置の製造方法 | |
JP2014135468A (ja) | ダイシングテープ一体型接着シート、及び、ダイシングテープ一体型接着シートを用いた半導体装置の製造方法 | |
JP5681375B2 (ja) | 半導体装置の製造方法、及び、フリップチップ型半導体装置 | |
JP2015181170A (ja) | フリップチップ型半導体裏面用フィルム及びその用途 | |
JP2016035066A (ja) | 半導体装置用の接着フィルム、フリップチップ型半導体裏面用フィルム、及び、ダイシングテープ一体型半導体裏面用フィルム | |
JP5550108B2 (ja) | フリップチップ型半導体裏面用フィルム | |
JP6389537B2 (ja) | 半導体装置の製造に用いられる接着シート、ダイシングテープ一体型接着シート、半導体装置、及び、半導体装置の製造方法 | |
JP5681376B2 (ja) | 半導体装置の製造方法、及び、フリップチップ型半導体装置 | |
JP5813928B2 (ja) | フリップチップ型半導体裏面用フィルム |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20120411 |
|
A871 | Explanation of circumstances concerning accelerated examination |
Free format text: JAPANESE INTERMEDIATE CODE: A871 Effective date: 20120411 |
|
A975 | Report on accelerated examination |
Free format text: JAPANESE INTERMEDIATE CODE: A971005 Effective date: 20120514 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20120517 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120605 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20120622 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20120719 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20150727 Year of fee payment: 3 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5048815 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |