JP5018044B2 - 半導体装置製造基材 - Google Patents
半導体装置製造基材 Download PDFInfo
- Publication number
- JP5018044B2 JP5018044B2 JP2006320255A JP2006320255A JP5018044B2 JP 5018044 B2 JP5018044 B2 JP 5018044B2 JP 2006320255 A JP2006320255 A JP 2006320255A JP 2006320255 A JP2006320255 A JP 2006320255A JP 5018044 B2 JP5018044 B2 JP 5018044B2
- Authority
- JP
- Japan
- Prior art keywords
- pattern
- substrate
- stress relaxation
- mask layer
- etching
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Drying Of Semiconductors (AREA)
- Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
Description
2 マスク層
3 応力緩和パターン
3a1 U字状パターン部
3a2 長穴パターン部
3a3 十字状パターン部
3a4 丸穴パターン部
3b スリット状パターン部
4 加工パターン
4a 加工パターンエリア
4b 周辺域
5 残渣
Claims (1)
- 基板と、この基板へのエッチング加工を行う加工パターンを持ったマスク層と、このマスク層の加工パターンの周辺域に設けられて基板を反らせる内部応力を緩和する応力緩和パターンとを備え、
この応力緩和パターンは、加工パターンエリアの外まわりに沿った加工パターンエリアを連続的に取り囲む最内側のスリット状の第1のパターン部と、この第1のパターン部の外側に形成された第2のパターン部とを有し、この第2のパターン部は前記周辺域の内側位置の第1のパターン部から基板の外周位置まで繋がらない不連続なパターン形状にて設けたことを特徴とする半導体装置製造基材。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2006320255A JP5018044B2 (ja) | 2006-11-28 | 2006-11-28 | 半導体装置製造基材 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2006320255A JP5018044B2 (ja) | 2006-11-28 | 2006-11-28 | 半導体装置製造基材 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2008135546A JP2008135546A (ja) | 2008-06-12 |
JP5018044B2 true JP5018044B2 (ja) | 2012-09-05 |
Family
ID=39560192
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2006320255A Active JP5018044B2 (ja) | 2006-11-28 | 2006-11-28 | 半導体装置製造基材 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP5018044B2 (ja) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2011060901A (ja) * | 2009-09-08 | 2011-03-24 | Sumitomo Electric Ind Ltd | 半導体装置および半導体装置の製造方法 |
JP6154582B2 (ja) * | 2012-06-14 | 2017-06-28 | ラピスセミコンダクタ株式会社 | 半導体装置およびその製造方法 |
JP7589081B2 (ja) | 2021-03-18 | 2024-11-25 | キオクシア株式会社 | 成膜装置、成膜方法、及び半導体装置の製造方法 |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3158515B2 (ja) * | 1991-07-29 | 2001-04-23 | ソニー株式会社 | 露光用マスク、露光用マスクの使用方法、露光用マスクの製造方法、及び半導体装置の製造方法 |
JP2701765B2 (ja) * | 1994-12-28 | 1998-01-21 | 日本電気株式会社 | 半導体装置の製造方法 |
JPH0997762A (ja) * | 1995-07-26 | 1997-04-08 | Toshiba Corp | 半導体装置の製造方法 |
JP2001118780A (ja) * | 1999-10-20 | 2001-04-27 | Nikon Corp | 電子線用転写マスクブランクス、電子線用転写マスク及びそれらの製造方法 |
JP3454259B2 (ja) * | 2001-09-07 | 2003-10-06 | セイコーエプソン株式会社 | マスクデータの生成方法、マスクおよび記録媒体、ならびに半導体装置の製造方法 |
JP4357498B2 (ja) * | 2002-03-15 | 2009-11-04 | 富士通マイクロエレクトロニクス株式会社 | 位相シフトマスク |
JP2003332270A (ja) * | 2002-05-15 | 2003-11-21 | Renesas Technology Corp | 半導体装置およびその製造方法 |
JP2004029403A (ja) * | 2002-06-26 | 2004-01-29 | Toppan Printing Co Ltd | フォトマスクの製造方法及びフォトマスク並びに露光方法 |
JP3646713B2 (ja) * | 2002-10-11 | 2005-05-11 | ソニー株式会社 | マスクパターン分割方法およびレジストパターン形成方法 |
JP2004356363A (ja) * | 2003-05-29 | 2004-12-16 | Toppan Printing Co Ltd | Ebマスクの製造方法及びebマスク並びに露光方法 |
JP2005020015A (ja) * | 2004-07-01 | 2005-01-20 | Semiconductor Leading Edge Technologies Inc | マスク |
JP4899829B2 (ja) * | 2006-11-30 | 2012-03-21 | パナソニック株式会社 | 半導体装置製造基材 |
-
2006
- 2006-11-28 JP JP2006320255A patent/JP5018044B2/ja active Active
Also Published As
Publication number | Publication date |
---|---|
JP2008135546A (ja) | 2008-06-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4899829B2 (ja) | 半導体装置製造基材 | |
WO2018227962A1 (zh) | 掩膜版、过孔及显示基板的形成方法、显示基板及装置 | |
JP5018044B2 (ja) | 半導体装置製造基材 | |
KR101968066B1 (ko) | 증착용 메탈 마스크 | |
JP5574679B2 (ja) | 半導体装置の製造方法 | |
KR100817064B1 (ko) | 미세패턴을 형성하기 위한 마스크 및 그 형성방법 | |
US8383300B2 (en) | Exposure mask with double patterning technology and method for fabricating semiconductor device using the same | |
JP5262185B2 (ja) | 半導体装置の製造方法 | |
CN118136613B (zh) | 套刻标记及其制备方法、半导体结构 | |
KR100732753B1 (ko) | 반도체 장치 제조방법 | |
KR100674935B1 (ko) | 반도체 소자의 게이트 레이아웃 | |
KR20070078566A (ko) | 반도체 소자의 형성 방법 | |
US10340149B2 (en) | Method of forming dense hole patterns of semiconductor devices | |
TWI652719B (zh) | 半導體元件之精細線圖案形成方法 | |
KR100755074B1 (ko) | 포토마스크 및 제조 방법 | |
US8029949B2 (en) | Photomask for forming contact hole in semiconductor device | |
US7097949B2 (en) | Phase edge phase shift mask enforcing a width of a field gate image and fabrication method thereof | |
US10699913B2 (en) | Manufacturing method for trench | |
KR100682214B1 (ko) | 미세 패턴 형성 방법 | |
US8592104B2 (en) | Mask for forming patterns of semiconductor device | |
KR20080022951A (ko) | 반도체 소자의 위상 반전 마스크 제조방법 | |
KR100835469B1 (ko) | 노광 마스크 및 이를 이용한 반도체 소자의 제조 방법 | |
US10387602B2 (en) | Method for generating masks for manufacturing of a semiconductor structure and method for manufacturing a semiconductor structure using the same | |
JP2005321699A (ja) | 位相シフトマスクの製造方法 | |
KR20080100682A (ko) | 중첩 마크용 노광 마스크 및 이를 이용한 중첩 마크 형성방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20090209 |
|
RD03 | Notification of appointment of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7423 Effective date: 20090403 |
|
RD05 | Notification of revocation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7425 Effective date: 20090416 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20090527 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20110906 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20111027 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20111115 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120110 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20120306 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120319 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20120515 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20120528 |
|
R151 | Written notification of patent or utility model registration |
Ref document number: 5018044 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R151 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20150622 Year of fee payment: 3 |