[go: up one dir, main page]

JP4901020B2 - Method for manufacturing polysilicon thin film transistor - Google Patents

Method for manufacturing polysilicon thin film transistor Download PDF

Info

Publication number
JP4901020B2
JP4901020B2 JP2001154591A JP2001154591A JP4901020B2 JP 4901020 B2 JP4901020 B2 JP 4901020B2 JP 2001154591 A JP2001154591 A JP 2001154591A JP 2001154591 A JP2001154591 A JP 2001154591A JP 4901020 B2 JP4901020 B2 JP 4901020B2
Authority
JP
Japan
Prior art keywords
film
thin film
oxygen plasma
plasma treatment
surface oxide
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2001154591A
Other languages
Japanese (ja)
Other versions
JP2002353236A (en
Inventor
功児 相馬
守 古田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Japan Display Central Inc
Original Assignee
Toshiba Mobile Display Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Mobile Display Co Ltd filed Critical Toshiba Mobile Display Co Ltd
Priority to JP2001154591A priority Critical patent/JP4901020B2/en
Publication of JP2002353236A publication Critical patent/JP2002353236A/en
Application granted granted Critical
Publication of JP4901020B2 publication Critical patent/JP4901020B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Recrystallisation Techniques (AREA)
  • Dram (AREA)
  • Thin Film Transistor (AREA)

Description

【0001】
【発明の属する技術分野】
本発明は、液晶表示装置用などに用いるポリシリコン薄膜トランジスタの製造工程において、ボロンやリン、アルミなどの不純物汚染を低減する製造方法に関するものである。
【0002】
【従来の技術】
液晶表示装置の薄膜トランジスタの半導体層には一般的にアモルファスシリコンが用いられているが、移動度など特性の高い薄膜トランジスタの半導体層にはポリシリコンが用いられる例が増えてきている。しかし、ポリシリコン薄膜トランジスタはアモルファスシリコンに比べて大気中のボロンなどの不純物汚染による特性変動が大きく、不純物汚染の少ない環境や、不純物汚染を取り除く工程が必要である。これらの一般的な対策として環境面ではボロンレスの空調フィルターの設置、また工程面では成膜直前の洗浄工程実施などが用いられている。
【0003】
【発明が解決しようとする課題】
しかしながら、従来の技術はいまだ改良の必要があり、ポリシリコン薄膜トランジスタの特性変動要因の一つである、薄膜トランジスタ製造工程での不純物汚染の低減が望まれている。膜界面や膜中への不純物汚染の取り込みを低減させることで、薄膜トランジスタの高特性化や高歩留り化が期待できる。
【0004】
本発明は、前記従来の問題を解決するため、薄膜トランジスタを構成する基板及び各膜の表面および界面をトランジスタの動作に影響をおよぼすボロン等の不純物汚染から清浄にかつ保護し、特性や信頼性の高い、また歩留りの高いポリシリコン薄膜トランジスタの製造方法を提供することを目的とする。
【0005】
【課題を解決するための手段】
前記目的を達成するため、本発明のポリシリコン薄膜トランジスタの製造方法は、液晶表示装置に用いるポリシリコン薄膜トランジスタの製造工程において、アモルファスシリコンからなる半導体膜及びその下地絶縁膜を大気暴露することなく連続成膜する際に前記下地絶縁膜の成膜直前に酸素プラズマ処理を施し、その後大気暴露することなく前記下地薄膜を成膜し、前記半導体膜の成膜直後に、酸素プラズマ処理を施すことにより、表面酸化膜を形成することを特徴とする。
【0006】
前記半導体膜の成膜直後の酸素プラズマ処理は、半導体膜の成膜直後に大気暴露することなく連続して施すことが好ましい。
【0008】
また、前記酸素プラズマ処理による表面酸化膜を形成した状態で、脱水素処理およびレーザー結晶化を施すことが好ましい。
【0009】
また、前記酸素プラズマ処理による表面酸化膜を形成した状態で、半導体膜のパターン形成を施すことが好ましい。
【0010】
また、前記酸素プラズマ処理による表面酸化膜を形成した状態で、ゲート絶縁膜成膜直前に弗化水素酸エッチングによる前記表面酸化膜の除去することが好ましい。
【0011】
また、前記ポリシリコン薄膜トランジスタはトップゲート型であることが好ましい。
【0012】
【発明の実施形態】
本発明は、薄膜トランジスタの製造工程において、ガラス基板に対する従来の洗浄工程に加え、半導体膜の下地絶縁膜の成膜直前に酸素プラズマ処理を施すことでガラス基板表面へ付着した大気中の不純物を除去し、その後大気暴露することなく前記アンダーコート絶縁膜および半導体膜を成膜することで、膜界面および膜中への不純物汚染の取り込みを防ぐ。またアモルファスシリコンなど不純物汚染の影響を受けやすい半導体膜の成膜直後に、大気暴露することなく酸素プラズマ処理を施すことで半導体膜の表面に酸化膜を形成し、これによりその後の大気暴露中の不純物汚染が半導体膜に達することを防ぐ。
【0013】
以下に示す実施の形態1〜2で用いる図面は、ポリシリコン薄膜トランジスタの画素トランジスタに相当する。
【0014】
(実施の形態1)
図1(a)〜(e)を用いて本発明の一実施形態を説明する。まず、図1(a)に示すように、洗浄後のガラス基板1にCVD装置などの減圧化において全面に酸素プラズマ処理Aを施すことで、基板搬送中に付着した絶縁基板表面上のボロン等の汚染物質を除去する。
【0015】
次に、図1(b)に示すように、前記酸素プラズマ処理Aの後、大気暴露することなく半導体膜の下地膜に相当する絶縁体膜(アンダーコート絶縁膜)2を300〜700nmの厚さに成膜する。続けて大気暴露することなくアモルファスシリコン膜3を300〜600nmの厚さに成膜する。
【0016】
次に、図1(c)に示すように、アモルファスシリコン膜3の成膜後に大気暴露後または大気暴露することなく全面に酸素プラズマ処理Bを施すことで、アモルファスシリコン膜3上に表面酸化膜4を10〜50nmの厚さに形成する。
【0017】
次に、図1(d)に示すように、表面酸化膜4を形成したまま、400〜500℃の熱処理である脱水素処理Cを施すことで、水素含有量5%以下に脱水素されたアモルファスシリコン膜5を形成する。
【0018】
次に図1(e)に示すように、表面酸化膜4を形成したままのアモルファスシリコン膜5に対して、照射強度300〜400mJ/cm2のレーザー結晶化Dを施すことで、ポリシリコン膜6を形成する。
【0019】
(実施の形態2)
実施の形態1で形成した中間体を用いて、図2(a)〜(b)に示すようにトップゲート型を作製した。まず、図2(a)に示すようにポリシリコン膜6を形成後、表面酸化膜4を形成したままパターニングを施し、ポリシリコン膜6’および表面酸化膜4’を形成する。
【0020】
次に図2(b)に示すように、ゲート絶縁膜成膜直前に弗化水素酸エッチングにより表面酸化膜4’を除去し、その後、直ちにCVD装置などを用いてゲート絶縁膜7を形成する。
【0021】
その後、幾つかの洗浄、成膜、フォトリソ、エッチング工程を経ることでゲートメタル膜8、層間絶縁膜9、ソースメタル膜10、保護膜11などを形成し、トップゲート型のポリシリコン薄膜トランジスタが製造される。
【0022】
【発明の効果】
以上説明したとおり、薄膜トランジスタの製造方法において、ガラス基板/絶縁体膜/半導体膜/ゲート絶縁膜の表面および界面をトランジスタの動作に影響をおよぼすボロン等の不純物汚染から清浄にかつ保護することが可能となり、特性や信頼性の高い、また歩留りの高いポリシリコン薄膜トランジスタを得ることができる。
【図面の簡単な説明】
【図1】本発明の実施形態1におけるポリシリコン薄膜トランジスタのポリシリコン形成までの製造工程を示す断面図
【図2】本発明の実施形態2におけるポリシリコン薄膜トランジスタのトップゲート型形成までの製造工程を示す断面図
【符号の説明】
1 ガラス基板
2 下地絶縁体膜
3 アモルファスシリコン膜
4 表面酸化膜
5 アモルファスシリコン膜(脱水素後)
6 ポリシリコン膜
7 ゲート絶縁膜
8 ゲートメタル膜
9 層間絶縁膜
10 ソースメタル膜
11 保護膜
A 酸素プラズマ処理(清浄目的)
B 酸素プラズマ処理(酸化膜形成目的)
C 脱水素処理
D レーザー結晶化
[0001]
BACKGROUND OF THE INVENTION
The present invention relates to a manufacturing method for reducing impurity contamination such as boron, phosphorus, and aluminum in a manufacturing process of a polysilicon thin film transistor used for a liquid crystal display device or the like.
[0002]
[Prior art]
In general, amorphous silicon is used for a semiconductor layer of a thin film transistor of a liquid crystal display device, but an example in which polysilicon is used for a semiconductor layer of a thin film transistor having high characteristics such as mobility is increasing. However, the polysilicon thin film transistor has a larger characteristic variation due to impurity contamination such as boron in the atmosphere than amorphous silicon, and requires an environment with little impurity contamination and a process for removing impurity contamination. As these general measures, installation of a boron-less air-conditioning filter is used in terms of environment, and a cleaning process is performed immediately before film formation in terms of process.
[0003]
[Problems to be solved by the invention]
However, there is still a need for improvement in the prior art, and it is desired to reduce impurity contamination in the thin film transistor manufacturing process, which is one of the characteristics variation factors of the polysilicon thin film transistor. Higher characteristics and higher yields of thin film transistors can be expected by reducing the incorporation of impurity contamination into the film interface and into the film.
[0004]
In order to solve the above-described conventional problems, the present invention cleans and protects the substrate constituting each thin film transistor and the surface and interface of each film from impurity contamination such as boron which affects the operation of the transistor, and has characteristics and reliability. An object of the present invention is to provide a method of manufacturing a polysilicon thin film transistor having a high yield and a high yield.
[0005]
[Means for Solving the Problems]
In order to achieve the above object, a method of manufacturing a polysilicon thin film transistor according to the present invention includes a step of continuously forming a semiconductor film made of amorphous silicon and its underlying insulating film in the manufacturing process of a polysilicon thin film transistor used in a liquid crystal display device without exposing it to the atmosphere. When the film is formed, oxygen plasma treatment is performed immediately before the formation of the base insulating film, and then the base thin film is formed without being exposed to the atmosphere , and oxygen plasma treatment is performed immediately after the formation of the semiconductor film, A surface oxide film is formed.
[0006]
The oxygen plasma treatment immediately after the formation of the semiconductor film is preferably performed continuously without exposure to the air immediately after the formation of the semiconductor film.
[0008]
Further, it is preferable to perform dehydrogenation treatment and laser crystallization in a state where a surface oxide film is formed by the oxygen plasma treatment.
[0009]
Moreover, it is preferable to perform pattern formation of the semiconductor film in a state where the surface oxide film is formed by the oxygen plasma treatment.
[0010]
Further, it is preferable that the surface oxide film is removed by hydrofluoric acid etching immediately before the gate insulating film is formed in a state where the surface oxide film is formed by the oxygen plasma treatment.
[0011]
The polysilicon thin film transistor is preferably a top gate type.
[0012]
DETAILED DESCRIPTION OF THE INVENTION
The present invention removes impurities in the atmosphere attached to the glass substrate surface by performing oxygen plasma treatment immediately before the formation of the underlying insulating film of the semiconductor film in addition to the conventional cleaning process for the glass substrate in the thin film transistor manufacturing process. Then, the undercoat insulating film and the semiconductor film are formed without exposing to the atmosphere, thereby preventing the contamination of impurities into the film interface and the film. In addition, immediately after the formation of a semiconductor film that is susceptible to impurity contamination such as amorphous silicon, an oxygen plasma treatment is performed on the surface of the semiconductor film without exposure to the atmosphere, thereby forming an oxide film on the surface of the semiconductor film. Impurity contamination is prevented from reaching the semiconductor film.
[0013]
The drawings used in the following first and second embodiments correspond to pixel transistors of polysilicon thin film transistors.
[0014]
(Embodiment 1)
An embodiment of the present invention will be described with reference to FIGS. First, as shown in FIG. 1 (a), the oxygen glass treatment A is applied to the entire surface of the glass substrate 1 after cleaning in a reduced pressure of a CVD apparatus or the like, so that boron on the surface of the insulating substrate adhering to the substrate is transferred. Remove contaminants.
[0015]
Next, as shown in FIG. 1B, after the oxygen plasma treatment A, an insulator film (undercoat insulating film) 2 corresponding to the base film of the semiconductor film is formed to a thickness of 300 to 700 nm without being exposed to the atmosphere. Then, a film is formed. Subsequently, the amorphous silicon film 3 is formed to a thickness of 300 to 600 nm without being exposed to the atmosphere.
[0016]
Next, as shown in FIG. 1C, the surface oxide film is formed on the amorphous silicon film 3 by performing oxygen plasma treatment B on the entire surface after the amorphous silicon film 3 is formed without being exposed to the atmosphere or exposed to the atmosphere. 4 is formed to a thickness of 10 to 50 nm.
[0017]
Next, as shown in FIG. 1D, the hydrogen content was reduced to 5% or less by performing a dehydrogenation process C, which is a heat treatment at 400 to 500 ° C., with the surface oxide film 4 formed. An amorphous silicon film 5 is formed.
[0018]
Next, as shown in FIG. 1E, the amorphous silicon film 5 on which the surface oxide film 4 is formed is subjected to laser crystallization D with an irradiation intensity of 300 to 400 mJ / cm 2 to obtain a polysilicon film. 6 is formed.
[0019]
(Embodiment 2)
Using the intermediate formed in the first embodiment, a top gate type was manufactured as shown in FIGS. First, as shown in FIG. 2A, after the polysilicon film 6 is formed, patterning is performed while the surface oxide film 4 is formed, thereby forming a polysilicon film 6 ′ and a surface oxide film 4 ′.
[0020]
Next, as shown in FIG. 2B, the surface oxide film 4 'is removed by hydrofluoric acid etching immediately before the gate insulating film is formed, and then the gate insulating film 7 is formed immediately using a CVD apparatus or the like. .
[0021]
Thereafter, a gate metal film 8, an interlayer insulating film 9, a source metal film 10, a protective film 11 and the like are formed through several cleaning, film formation, photolithography, and etching processes, and a top gate type polysilicon thin film transistor is manufactured. Is done.
[0022]
【Effect of the invention】
As described above, in the thin film transistor manufacturing method, the surface and interface of the glass substrate / insulator film / semiconductor film / gate insulating film can be cleanly and protected from impurity contamination such as boron which affects the operation of the transistor. Thus, a polysilicon thin film transistor having high characteristics and reliability and high yield can be obtained.
[Brief description of the drawings]
FIG. 1 is a cross-sectional view showing a manufacturing process until polysilicon formation of a polysilicon thin film transistor in Embodiment 1 of the present invention. FIG. 2 shows a manufacturing process until formation of a top gate type of a polysilicon thin film transistor in Embodiment 2 of the present invention. Sectional view shown
1 Glass substrate 2 Base insulator film 3 Amorphous silicon film 4 Surface oxide film 5 Amorphous silicon film (after dehydrogenation)
6 Polysilicon film 7 Gate insulating film 8 Gate metal film 9 Interlayer insulating film 10 Source metal film 11 Protective film A Oxygen plasma treatment (cleaning purpose)
B Oxygen plasma treatment (for oxide film formation)
C Dehydrogenation treatment D Laser crystallization

Claims (5)

液晶表示装置に用いるポリシリコン薄膜トランジスタの製造工程において、アモルファスシリコンからなる半導体膜及びその下地絶縁膜を大気暴露することなく連続成膜する際に前記下地絶縁膜の成膜直前に酸素プラズマ処理を施し、その後大気暴露することなく前記下地薄膜を成膜し、前記半導体膜の成膜直後に、酸素プラズマ処理を施すことにより、表面酸化膜を形成することを特徴とするポリシリコン薄膜トランジスタの製造方法。In the manufacturing process of a polysilicon thin film transistor used in a liquid crystal display device, an oxygen plasma treatment is performed immediately before the formation of the underlying insulating film when the amorphous silicon semiconductor film and the underlying insulating film are continuously formed without being exposed to the atmosphere. Then, a method for producing a polysilicon thin film transistor is characterized in that the surface thin film is formed by forming the base thin film without exposing to the atmosphere and performing oxygen plasma treatment immediately after the formation of the semiconductor film. 前記半導体膜の成膜直後の酸素プラズマ処理は、半導体膜の成膜直後に大気暴露することなく連続して施すものであることを特徴とする請求項1に記載の方法。 2. The method according to claim 1, wherein the oxygen plasma treatment immediately after the semiconductor film is formed is continuously performed without being exposed to the air immediately after the semiconductor film is formed . 酸素プラズマ処理による表面酸化膜を形成した状態で、脱水素処理およびレーザー結晶化を施す請求項1又は請求項2に記載の方法。3. The method according to claim 1, wherein dehydrogenation treatment and laser crystallization are performed in a state where a surface oxide film is formed by oxygen plasma treatment. 酸素プラズマ処理による表面酸化膜を形成した状態で、半導体膜のパターン形成を施す請求項1又は請求項2に記載の方法。The method according to claim 1 or 2, wherein the semiconductor film is patterned in a state where a surface oxide film is formed by oxygen plasma treatment. 酸素プラズマ処理による表面酸化膜を形成した状態で、ゲート絶縁膜成膜直前に弗化水素酸エッチングによる前記表面酸化膜の除去する請求項1又は請求項2に記載の方法。  3. The method according to claim 1, wherein the surface oxide film is removed by hydrofluoric acid etching immediately before forming the gate insulating film in a state where the surface oxide film is formed by oxygen plasma treatment.
JP2001154591A 2001-05-23 2001-05-23 Method for manufacturing polysilicon thin film transistor Expired - Fee Related JP4901020B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2001154591A JP4901020B2 (en) 2001-05-23 2001-05-23 Method for manufacturing polysilicon thin film transistor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2001154591A JP4901020B2 (en) 2001-05-23 2001-05-23 Method for manufacturing polysilicon thin film transistor

Publications (2)

Publication Number Publication Date
JP2002353236A JP2002353236A (en) 2002-12-06
JP4901020B2 true JP4901020B2 (en) 2012-03-21

Family

ID=18998904

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001154591A Expired - Fee Related JP4901020B2 (en) 2001-05-23 2001-05-23 Method for manufacturing polysilicon thin film transistor

Country Status (1)

Country Link
JP (1) JP4901020B2 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005064453A (en) * 2003-07-29 2005-03-10 Advanced Display Inc Thin film transistor and manufacturing method thereof
JP4737366B2 (en) * 2004-02-25 2011-07-27 セイコーエプソン株式会社 Manufacturing method of semiconductor device
CN100386690C (en) * 2005-05-24 2008-05-07 友达光电股份有限公司 Method of forming thin film transistors in liquid crystal displays
WO2012081474A1 (en) * 2010-12-14 2012-06-21 シャープ株式会社 Method for forming crystalline semiconductor film

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1274009C (en) * 1994-06-15 2006-09-06 精工爱普生株式会社 Method for making thin-film semicondcutor device
JP3926862B2 (en) * 1995-12-09 2007-06-06 株式会社半導体エネルギー研究所 Semiconductor processing method and thin film transistor manufacturing method
JP3844537B2 (en) * 1996-03-08 2006-11-15 シャープ株式会社 Method for manufacturing polycrystalline semiconductor film
JPH11265000A (en) * 1998-03-18 1999-09-28 Toshiba Corp Liquid crystal display device and its manufacture
JPH11354441A (en) * 1998-06-08 1999-12-24 Seiko Epson Corp Method for manufacturing semiconductor device
JP2000058848A (en) * 1998-07-31 2000-02-25 Semiconductor Energy Lab Co Ltd Semiconductor device with semiconductor circuit consisting of semiconductor element and manufacture thereof
US6777274B2 (en) * 2000-01-25 2004-08-17 Samsung Electronics Co., Ltd. Low temperature polycrystalline silicon type thin film transistor and a method of the thin film transistor fabrication

Also Published As

Publication number Publication date
JP2002353236A (en) 2002-12-06

Similar Documents

Publication Publication Date Title
US6794673B2 (en) Plastic substrate for a semiconductor thin film
US6599359B2 (en) Method for manufacturing a semiconductor device
JP2000340504A (en) Method for manufacturing semiconductor device
KR100392120B1 (en) Method for forming polycrystalline silicon film
TWI662330B (en) Active device substrate and manufacturing method thereof
JP4243455B2 (en) Thin film transistor manufacturing method
JP4901020B2 (en) Method for manufacturing polysilicon thin film transistor
JPH08293609A (en) Method of manufacturing semiconductor device
US7309625B2 (en) Method for fabricating metal oxide semiconductor with lightly doped drain
JP4082459B2 (en) Manufacturing method of display device
CN101409230A (en) Method for manufacturing polycrystalline silicon layer
JP2776276B2 (en) Method for manufacturing thin film transistor
JP2698724B2 (en) Thin film transistor and method of manufacturing the same
CN106783532A (en) A kind of preparation method of low-temperature polysilicon film, thin film transistor (TFT), array base palte and liquid crystal display panel
JP3279280B2 (en) Method for manufacturing thin film semiconductor device
JP2863851B2 (en) Method for manufacturing semiconductor device
JP4211085B2 (en) Thin film transistor manufacturing method
JP4317332B2 (en) Method for manufacturing substrate for active matrix display device
KR100611221B1 (en) Polycrystalline Silicon Thin Film Transistor and Manufacturing Method Thereof
JP2004165286A (en) Method for manufacturing thin film transistor
JPH05335337A (en) Manufacture of thin-film transistor
JP3310567B2 (en) Method for manufacturing semiconductor device
JP3295378B2 (en) Method for manufacturing semiconductor device
JP4097740B2 (en) Method for manufacturing thin film semiconductor device
JP3162897B2 (en) Thin film transistor and method of manufacturing thin film transistor

Legal Events

Date Code Title Description
A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20061109

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20071122

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20101220

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110125

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20111206

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20111227

R150 Certificate of patent or registration of utility model

Ref document number: 4901020

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150113

Year of fee payment: 3

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150113

Year of fee payment: 3

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees