JP4421849B2 - 入力保護回路 - Google Patents
入力保護回路 Download PDFInfo
- Publication number
- JP4421849B2 JP4421849B2 JP2003277579A JP2003277579A JP4421849B2 JP 4421849 B2 JP4421849 B2 JP 4421849B2 JP 2003277579 A JP2003277579 A JP 2003277579A JP 2003277579 A JP2003277579 A JP 2003277579A JP 4421849 B2 JP4421849 B2 JP 4421849B2
- Authority
- JP
- Japan
- Prior art keywords
- input
- diode
- inverting
- operational amplifier
- input terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/52—Circuit arrangements for protecting such amplifiers
- H03F1/523—Circuit arrangements for protecting such amplifiers for amplifiers using field-effect devices
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Amplifiers (AREA)
- Semiconductor Integrated Circuits (AREA)
Description
例えば、上記実施形態では各ダイオードD1,D2,D3をいずれも、MOS型トランジスタのゲート・ソース間を短絡したものをダイオードとして用いるようにしたが、これに限らず、例えばごく一般的なPN接合構造によるダイオードにて構成してもよく、結果的にダイオードとして機能するものである限りその具体的構成は限定されない。
Claims (4)
- 外部からの入力信号が非反転入力端子に入力される演算増幅器と、
該演算増幅器の出力端子と反転入力端子との間に接続された第1の抵抗と、
一端が前記演算増幅器の反転入力端子に接続され、他端が、接地電位より高い所定の高電位にレベルシフトされた前記入力信号の基準電位に接続された第2の抵抗と、
からなる非反転増幅回路に設けられる入力保護回路であって、
一端が前記非反転入力端子に接続され、他端が前記基準電位に接続された第1のダイオードと、
カソードが前記非反転増幅回路の電源電位に接続され、アノードが前記基準電位に接続された第2のダイオードと、
を備えたことを特徴とする入力保護回路。 - 更に、
カソードが前記基準電位に接続され、アノードが接地電位に接続された第3のダイオードを備えたこと
を特徴とする請求項1記載の入力保護回路。 - 更に、
一端が前記非反転入力端子に接続された第1の保護抵抗と、
一端が前記基準電位に接続された第2の保護抵抗と、
を備え、
該各保護抵抗の他端の間に、前記入力信号の信号電圧が印加されるよう構成されている
ことを特徴とする請求項1又は2に記載の入力保護回路。 - 請求項1〜3いずれかに記載の入力保護回路であって、
前記演算増幅器は、
入力段の差動入力回路を構成し非反転入力及び反転入力をそれぞれ受ける2つのトランジスタがいずれもMOS型トランジスタにて構成された、MOS入力演算増幅器である
ことを特徴とする入力保護回路。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2003277579A JP4421849B2 (ja) | 2003-07-22 | 2003-07-22 | 入力保護回路 |
US10/891,005 US20050017796A1 (en) | 2003-07-22 | 2004-07-15 | Input protection circuit |
DE102004034828.6A DE102004034828B4 (de) | 2003-07-22 | 2004-07-19 | Nichtinvertierender Verstärker mit einem Eingangsschutzschaltkreis |
FR0408044A FR2858138B1 (fr) | 2003-07-22 | 2004-07-20 | Circuit de protection d'entree pour amplificateur |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2003277579A JP4421849B2 (ja) | 2003-07-22 | 2003-07-22 | 入力保護回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2005045539A JP2005045539A (ja) | 2005-02-17 |
JP4421849B2 true JP4421849B2 (ja) | 2010-02-24 |
Family
ID=33562743
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2003277579A Expired - Fee Related JP4421849B2 (ja) | 2003-07-22 | 2003-07-22 | 入力保護回路 |
Country Status (4)
Country | Link |
---|---|
US (1) | US20050017796A1 (ja) |
JP (1) | JP4421849B2 (ja) |
DE (1) | DE102004034828B4 (ja) |
FR (1) | FR2858138B1 (ja) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7649726B2 (en) * | 2004-08-16 | 2010-01-19 | National Instruments Corporation | Protection circuit for general-purpose digital I/O lines |
US7639463B2 (en) * | 2005-10-25 | 2009-12-29 | Texas Instruments Incorporated | Apparatus and method for reducing leakage between an input terminal and power rail |
JP5053579B2 (ja) * | 2006-06-28 | 2012-10-17 | 寛治 大塚 | 静電気放電保護回路 |
KR100948520B1 (ko) * | 2006-08-30 | 2010-03-23 | 삼성전자주식회사 | 정전기 특성을 개선한 증폭기 |
TWI474464B (zh) * | 2011-03-10 | 2015-02-21 | Realtek Semiconductor Corp | 具有靜電防護能力的積體電路 |
US9088256B2 (en) * | 2012-08-08 | 2015-07-21 | Analog Devices, Inc. | Apparatus and methods for amplifier fault protection |
JP6168899B2 (ja) * | 2013-08-01 | 2017-07-26 | 三菱電機株式会社 | パワーモジュール |
US9659924B2 (en) * | 2014-05-25 | 2017-05-23 | Mediatek Inc. | Signal receiving circuit and signal transceiving circuit |
CN105514963B (zh) * | 2016-01-27 | 2018-06-05 | 京东方科技集团股份有限公司 | 一种静电保护电路及具有该静电保护电路的液晶显示模组 |
US11569808B2 (en) * | 2020-11-02 | 2023-01-31 | Texas Instruments Incorporated | Wide high voltage swing input comparator stage with matching overdrive |
CN113056076B (zh) * | 2021-03-12 | 2023-08-04 | 西安微电子技术研究所 | 一种相位翻转和静电加固保护电路 |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3740937A (en) * | 1971-10-26 | 1973-06-26 | Maremont Corp | End down detecting means for automatic yarn piecing apparatus |
US3979642A (en) * | 1973-12-27 | 1976-09-07 | Keithley Instruments, Inc. | Electronic protective circuit |
US3929642A (en) * | 1974-03-07 | 1975-12-30 | Linatex Corp Of America | Dewatering system |
US4044313A (en) * | 1976-12-01 | 1977-08-23 | Rca Corporation | Protective network for an insulated-gate field-effect (IGFET) differential amplifier |
US4161693A (en) * | 1977-03-09 | 1979-07-17 | Airpax Electronics, Inc. | Clamped input common mode rejection amplifier |
FR2581257B1 (fr) * | 1982-06-08 | 1988-05-13 | Thomson Csf | Antenne a balayage conique et utilisation d'une telle antenne dans un radar de poursuite |
US4709233A (en) * | 1983-05-27 | 1987-11-24 | Duval David R | Single line pair power control system with multi-station capability |
JP4508495B2 (ja) * | 2000-10-26 | 2010-07-21 | 株式会社デンソー | 赤外線検出装置 |
JP2002141421A (ja) * | 2000-10-31 | 2002-05-17 | Toshiba Corp | 半導体集積回路装置 |
US6678132B1 (en) * | 2002-09-06 | 2004-01-13 | Bae Systems Controls, Inc. | Ground fault detection system |
KR20050103704A (ko) * | 2004-04-27 | 2005-11-01 | 엘지전자 주식회사 | 유도가열 조리기기의 인버터 회로 제어장치 |
-
2003
- 2003-07-22 JP JP2003277579A patent/JP4421849B2/ja not_active Expired - Fee Related
-
2004
- 2004-07-15 US US10/891,005 patent/US20050017796A1/en not_active Abandoned
- 2004-07-19 DE DE102004034828.6A patent/DE102004034828B4/de not_active Expired - Fee Related
- 2004-07-20 FR FR0408044A patent/FR2858138B1/fr not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
US20050017796A1 (en) | 2005-01-27 |
FR2858138A1 (fr) | 2005-01-28 |
FR2858138B1 (fr) | 2005-09-30 |
DE102004034828A1 (de) | 2005-02-17 |
JP2005045539A (ja) | 2005-02-17 |
DE102004034828B4 (de) | 2014-10-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5547429B2 (ja) | 半導体装置 | |
US8599512B2 (en) | Current sensor comprising differential amplifier biased by leakage current | |
US6509797B2 (en) | Amplifier phase reversal suppression | |
US8072720B2 (en) | Electrostatic protection circuit | |
US8633770B2 (en) | Current sense amplifier having bipolar common mode input range | |
JP4421849B2 (ja) | 入力保護回路 | |
WO2011132240A1 (ja) | コンデンサマイクロフォン用増幅装置 | |
US7119622B2 (en) | Amplification device with a bias circuit | |
JP2004071681A (ja) | 入力保護回路 | |
US6650164B2 (en) | Off-leak current cancel circuit | |
JP3739361B2 (ja) | 半導体集積回路装置 | |
JP3874776B2 (ja) | 演算増幅器 | |
US7336122B2 (en) | Low power high side current monitor which operates at high voltages and method therefor | |
JP6234729B2 (ja) | センサ装置 | |
JP4020221B2 (ja) | プッシュプル増幅回路 | |
JP3648702B2 (ja) | パワーアンプicおよびオーディオシステム | |
JP4724472B2 (ja) | 半導体集積回路 | |
JP2024150222A (ja) | 差動入力保護回路及び増幅装置 | |
Modica et al. | Robust Amplifiers Provide Integrated Overvoltage Protection | |
KR102067904B1 (ko) | 감지 설정 저항 신호 제어 증폭 회로 장치 | |
KR102064081B1 (ko) | 전류 제한 저항 제어 증폭 회로 장치 | |
JP4363210B2 (ja) | ホールド回路 | |
US8198942B1 (en) | Integrated thermoelectric protection circuit for depletion mode power amplifiers | |
Tang et al. | An Ultra-Low-Leakage Current Sensing Interface for Wide Temperature Range | |
JP2004062491A (ja) | 直流安定化電源回路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20050905 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20070731 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20071106 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20091203 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121211 Year of fee payment: 3 |
|
R151 | Written notification of patent or utility model registration |
Ref document number: 4421849 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R151 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121211 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20131211 Year of fee payment: 4 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |