[go: up one dir, main page]

JP4060973B2 - LCD controller IC - Google Patents

LCD controller IC Download PDF

Info

Publication number
JP4060973B2
JP4060973B2 JP03482399A JP3482399A JP4060973B2 JP 4060973 B2 JP4060973 B2 JP 4060973B2 JP 03482399 A JP03482399 A JP 03482399A JP 3482399 A JP3482399 A JP 3482399A JP 4060973 B2 JP4060973 B2 JP 4060973B2
Authority
JP
Japan
Prior art keywords
terminal
pad
chip
terminals
test
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP03482399A
Other languages
Japanese (ja)
Other versions
JP2000236005A (en
Inventor
成人 井上
好士 前村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Instruments Inc
Original Assignee
Seiko Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Instruments Inc filed Critical Seiko Instruments Inc
Priority to JP03482399A priority Critical patent/JP4060973B2/en
Publication of JP2000236005A publication Critical patent/JP2000236005A/en
Application granted granted Critical
Publication of JP4060973B2 publication Critical patent/JP4060973B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Testing Or Measuring Of Semiconductors Or The Like (AREA)

Description

【0001】
【発明の属する技術分野】
本発明はパッド端子の間隔が狭いピッチであるLCDコントローラICに関するものである。
【0002】
【従来の技術】
図1に従来技術のパッド端子を示す。パッド端子9の間隔がピッチで100um程度と広かったので、ICチップのテスト時には全てのパッド端子を試験することができた。
【0003】
【発明が解決しようとする課題】
液晶画面の大画面化と、実装技術の向上に伴い、パッド端子の総数が著しく増加してきた。それによりICチップ上に配置されたパッド端子によりICチップの大きさが決まるようになって、ICチップのコストを決める要因はパッド端子の間隔となった。間隔を狭くしてパッド端子の間隔が狭いピッチであるICチップの全てのパッド端子をテスターで測定するためには、狭いピッチのプローブカードが必要であるが、針の間隔は80um程度のピッチが限界であり今後行われるであろう50um以下のピッチには対応出来ない。また狭いピッチのパッド端子を間引いてプローブを当てようとすると、隣り合うパッド端子に接触してしまい、端子間のショートを招く可能性があった。また狭ピッチになるに従いパッド端子の開口部の面積も小さくなるためプローブの合わせ精度に対するマージンも小さくなっていた。
【0004】
【課題を解決するための手段】
ICチップ間を分離し実使用時には切断する部分にあたるスクライブ領域に、プローブカードで十分に対応できるパッド端子ピッチで大きな面積となるテスト用パッド端子を設け、これを狭ピッチのパッド端子の複数個に一個の割合で繋いで間引きした。
【0005】
これにより、ウエハー状態においては全パッド端子を測定することは出来ないが、ウエハー状態においてICチップのスクリーニングを高い確率でできる。
【0006】
【発明の実施の形態】
(実施例1)
図2に本発明の平面図を示す。ICチップ5の四辺には50umの狭ピッチパッド端子3が設けられている。スクライブ領域2には100umピッチで面積の大きなテスト用端子4が設けられ、狭ピッチのパッド端子3の二個に一個の割合で金属配線6により接続されている。またこの金属配線6は隣接するICチップの狭ピッチパッド端子とも繋がれおり、端子を共有している。この時テスト用パッド端子はテスト工程においてプローブの針が正確に当たる事の出来るだけの面積を有していなければならない。このようにすれば、テスターによる測定時にパッド端子のピッチが広くかつ面積の大きなテスト用パッド端子4に合わせてプローブカードを作製すればよい。 テスト用端子4の測定後はICチップが切断される中心線に沿ってテスト用端子4が切断される。この切断によりテスト用端子4を共有していた隣接するICチップの間は電気的に分離される。本発明による測定では間引き測定となるために、実使用時の実装において全端子が正常に動作するかの確認することが好ましい。また本実施例に於は狭ピッチパッドの二個に一個の割合でテスト用パッドを接続したが、間引く割合によってICチップの合否確率を算定し見積もることもできる。
【0007】
(実施例2)
図3に本発明の他の実施例を示す。LCDコントローラICは液晶パネルを駆動するためのセグメントとコモンの出力端子10と、制御端子7から成っている。制御端子が端子毎に異なった形状を有するのに対し、端子の大多数(80%くらい)を占めるセグメントとコモンの出力端子はメモリセルのような繰り返しパターンとなっており、セグメントとコモンの出力端子を狭ピッチ化することが非常に効果がある。それに対して制御端子は多くとも20端子くらいしかないために、図3のようにICチップの四辺のうち一辺のみのセグメントとコモンの出力端子にテスト用端子を設けても良い。この場合隣接するICチップとは電気的に分離されている。
【0008】
【発明の効果】
ウエハ測定によるICの選別を行なわずに、実装後のテストによりIC選別する方法も考えられるが、本来不良となるべきICの実装のコストは非常に大きくなってしまう。しかし、本発明によればチップ面積の増加を招くことなく、LCDコントローラICのテスターでの間引きテストを行なうことができる。よってテスターにおいて間引きに比例した確率でICが選別できるため、本来不良ICとなる実装費を著しく減らすことが出来る。
【図面の簡単な説明】
【図1】従来ICの平面図である。
【図2】本発明の平面図である。
【図3】本発明の平面図である。
【符号の説明】
1 ICチップが切断される中心線
2 スクライブ領域
3 狭ピッチパッド端子
4 テスト用パッド端子
5 ICチップ
6 金属配線
7 制御端子
8 セグメントとコモンの出力端子
9 パッド端子
10 セグメントとコモンの出力端子
[0001]
BACKGROUND OF THE INVENTION
The present invention relates to an LCD controller IC in which the pitch between pad terminals is a narrow pitch.
[0002]
[Prior art]
FIG. 1 shows a conventional pad terminal. Since the pitch between the pad terminals 9 was as wide as about 100 μm, it was possible to test all the pad terminals when testing the IC chip.
[0003]
[Problems to be solved by the invention]
The total number of pad terminals has increased remarkably with the increase in the size of liquid crystal screens and the improvement in mounting technology. As a result, the size of the IC chip is determined by the pad terminals arranged on the IC chip, and the factor that determines the cost of the IC chip is the interval between the pad terminals. Narrow pitch probe cards are required to measure all the pad terminals of an IC chip with a narrow pitch and a small pitch between pad terminals with a tester, but the needle spacing should be about 80 um. This is a limit and cannot be used for pitches of 50um or less, which will be performed in the future. Further, if the probe is applied by thinning out the pad terminals having a narrow pitch, the adjacent pad terminals may be contacted, which may cause a short circuit between the terminals. Further, since the area of the opening of the pad terminal becomes smaller as the pitch becomes narrower, the margin for the alignment accuracy of the probe is also reduced.
[0004]
[Means for Solving the Problems]
A test pad terminal having a large area with a pad terminal pitch that can be sufficiently accommodated by a probe card is provided in a scribe region that is a portion that is separated between IC chips and is actually used. I connected them at a rate of 1 and thinned them out.
[0005]
As a result, although all pad terminals cannot be measured in the wafer state, screening of IC chips can be performed with high probability in the wafer state.
[0006]
DETAILED DESCRIPTION OF THE INVENTION
Example 1
FIG. 2 shows a plan view of the present invention. Narrow pitch pad terminals 3 of 50 μm are provided on the four sides of the IC chip 5. The scribe region 2 is provided with a test terminal 4 having a large area at a pitch of 100 μm, and is connected to the two of the narrow pitch pad terminals 3 by a metal wiring 6. The metal wiring 6 is also connected to the narrow pitch pad terminal of the adjacent IC chip and shares the terminal. At this time, the test pad terminal must have an area that can be accurately touched by the probe needle in the test process. In this way, the probe card may be manufactured in accordance with the test pad terminal 4 having a large pad terminal pitch and a large area during measurement by the tester. After the measurement of the test terminal 4, the test terminal 4 is cut along the center line where the IC chip is cut. By this cutting, adjacent IC chips sharing the test terminal 4 are electrically separated. Since the measurement according to the present invention is a thinning-out measurement, it is preferable to confirm whether all the terminals operate normally in actual use. In this embodiment, one test pad is connected to two of the narrow-pitch pads, but the pass / fail probability of the IC chip can be calculated and estimated based on the thinning rate.
[0007]
(Example 2)
FIG. 3 shows another embodiment of the present invention. The LCD controller IC comprises a segment for driving the liquid crystal panel, a common output terminal 10, and a control terminal 7. While the control terminal has a different shape for each terminal, the segment and common output terminals that occupy the majority of the terminals (about 80%) have a repetitive pattern like a memory cell. Narrowing the terminals is very effective. On the other hand, since there are only about 20 control terminals, test terminals may be provided on the segment of only one side of the four sides of the IC chip and the common output terminal as shown in FIG. In this case, adjacent IC chips are electrically separated.
[0008]
【The invention's effect】
Although a method of selecting an IC by a test after mounting without performing IC selection by wafer measurement is also conceivable, the cost of mounting an IC that should originally be defective becomes very high. However, according to the present invention, the thinning test can be performed by the tester of the LCD controller IC without increasing the chip area. Therefore, since the IC can be selected with a probability proportional to the thinning in the tester, it is possible to remarkably reduce the mounting cost which is originally a defective IC.
[Brief description of the drawings]
FIG. 1 is a plan view of a conventional IC.
FIG. 2 is a plan view of the present invention.
FIG. 3 is a plan view of the present invention.
[Explanation of symbols]
DESCRIPTION OF SYMBOLS 1 Center line where IC chip is cut 2 Scribe area 3 Narrow pitch pad terminal 4 Test pad terminal 5 IC chip 6 Metal wiring 7 Control terminal 8 Segment and common output terminal 9 Pad terminal 10 Segment and common output terminal

Claims (3)

ICチップ内に配置された複数個の狭ピッチパッド端子と、スクライブライン内のみに配置されたテスト用パッド端子からなるLCDコントローラICであって、前記狭ピッチパッド端子は、間引かれて複数個に一個の割合で金属配線により隣接する前記テスト用パッド端子に結合されている端子と、前記テスト用パッド端子に結合されていない端子とからなることを特徴とするLCDコントローラIC。An LCD controller IC comprising a plurality of narrow pitch pad terminals arranged in an IC chip and a test pad terminal arranged only in a scribe line, wherein the narrow pitch pad terminals are thinned out to form a plurality. LCD controller IC, characterized in that consists of a terminal coupled to the test pad pin adjacent a terminal that is not bound to the test pad terminal of a metal wire in one out of every. 一つの前記テスト用パッド端子には、一つの前記狭ピッチパッド端子が結合されていることを特徴とする請求項1記載のLCDコントローラIC。  2. The LCD controller IC according to claim 1, wherein one narrow pitch pad terminal is coupled to one test pad terminal. 一つの前記テスト用パッド端子には、前記ICチップ上の一つの前記狭ピッチパッド端子と、隣接する前記ICチップ上の一つの前記狭ピッチパッド端子の両方が結合されていることを特徴とする請求項1記載のLCDコントローラIC。  One test pad terminal is connected to one narrow pitch pad terminal on the IC chip and one narrow pitch pad terminal on the adjacent IC chip. The LCD controller IC according to claim 1.
JP03482399A 1999-02-12 1999-02-12 LCD controller IC Expired - Fee Related JP4060973B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP03482399A JP4060973B2 (en) 1999-02-12 1999-02-12 LCD controller IC

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP03482399A JP4060973B2 (en) 1999-02-12 1999-02-12 LCD controller IC

Publications (2)

Publication Number Publication Date
JP2000236005A JP2000236005A (en) 2000-08-29
JP4060973B2 true JP4060973B2 (en) 2008-03-12

Family

ID=12424930

Family Applications (1)

Application Number Title Priority Date Filing Date
JP03482399A Expired - Fee Related JP4060973B2 (en) 1999-02-12 1999-02-12 LCD controller IC

Country Status (1)

Country Link
JP (1) JP4060973B2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3901004B2 (en) * 2001-06-13 2007-04-04 セイコーエプソン株式会社 ELECTRO-OPTICAL DEVICE, MANUFACTURING METHOD THEREOF, AND ELECTRONIC DEVICE
TW558772B (en) * 2001-08-08 2003-10-21 Matsushita Electric Ind Co Ltd Semiconductor wafer, semiconductor device and fabrication method thereof

Also Published As

Publication number Publication date
JP2000236005A (en) 2000-08-29

Similar Documents

Publication Publication Date Title
KR100268414B1 (en) Probe Cards for Testing Semiconductor Devices
US6351405B1 (en) Pad for integrated circuit device which allows for multiple probing and reliable bonding and integrated circuit device including the pad
EP0414378B1 (en) An adapter for integrated circuit elements and a method using the adapter for testing assembled elements
JP2000164620A (en) Semiconductor integrated circuit device and assembling method for semiconductor integrated circuit device
JP2003332450A (en) Semiconductor integrated circuit
JP2011049327A (en) Tcp type semiconductor device
JP2001215256A (en) Chip test equipment using printed circuit boards
JP2008527328A (en) Probe head array
JP4060973B2 (en) LCD controller IC
JP2010206027A (en) Tcp semiconductor device
CN1233841A (en) Device for testing multiple memory chips of one crystal plate
US6025733A (en) Semiconductor memory device
JP4060984B2 (en) Probe card
JP2000292441A5 (en)
JPH01276735A (en) Integrated circuit element wafer
JPH08227921A (en) Semiconductor chip having power supply pads for probe test and semiconductor wafer
JP3858244B2 (en) Semiconductor inspection apparatus and semiconductor inspection method
JPH05206383A (en) Semiconductor wafer and method for inspecting the same
KR100665843B1 (en) Pad Arrangement Structure and Method in Semiconductor Device
JPH08152436A (en) Probe card and its usage method
JP3290760B2 (en) Probe test apparatus and probe test method
JP2891908B2 (en) Apparatus and method for testing semiconductor integrated circuit
JP2009239259A (en) Semiconductor device
JP2001308152A (en) Semiconductor wafer and test method therefor
JP2008218810A (en) Semiconductor device and testing method thereof

Legal Events

Date Code Title Description
RD01 Notification of change of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7421

Effective date: 20040302

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20051004

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20060131

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070508

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070709

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20070828

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20071025

A911 Transfer of reconsideration by examiner before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20071120

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20071218

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20071221

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101228

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Ref document number: 4060973

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

RD01 Notification of change of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7421

Effective date: 20091108

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101228

Year of fee payment: 3

RD03 Notification of appointment of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: R3D03

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101228

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111228

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111228

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121228

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131228

Year of fee payment: 6

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees