[go: up one dir, main page]

JP2973712B2 - Electrode mounting structure of parallel plate type capacitor - Google Patents

Electrode mounting structure of parallel plate type capacitor

Info

Publication number
JP2973712B2
JP2973712B2 JP4176350A JP17635092A JP2973712B2 JP 2973712 B2 JP2973712 B2 JP 2973712B2 JP 4176350 A JP4176350 A JP 4176350A JP 17635092 A JP17635092 A JP 17635092A JP 2973712 B2 JP2973712 B2 JP 2973712B2
Authority
JP
Japan
Prior art keywords
electrode
parallel plate
plate type
type capacitor
mounting structure
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP4176350A
Other languages
Japanese (ja)
Other versions
JPH0620863A (en
Inventor
彰 羽賀
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP4176350A priority Critical patent/JP2973712B2/en
Publication of JPH0620863A publication Critical patent/JPH0620863A/en
Application granted granted Critical
Publication of JP2973712B2 publication Critical patent/JP2973712B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • H05K1/182Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341Surface mounted components
    • H05K3/3431Leadless components
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Landscapes

  • Fixed Capacitors And Capacitor Manufacturing Machines (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【産業上の利用分野】本発明は平行平板型コンデンサの
電極取り付け構造に関し、特にチップコンデンサの電極
部における実装構造に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an electrode mounting structure for a parallel plate type capacitor, and more particularly to a mounting structure for an electrode of a chip capacitor.

【0002】[0002]

【従来の技術】従来技術について、図面を用いて説明す
る。図5(a)は、従来技術による平行平板型コンデン
サの電極取り付け構造を示す断面図である。平行平板型
コンデンサ1の片側の電極2aは、基板4に設けられた
電極6(ここでは接地電位とする)に金属ロウ材8a
(例えばAu−Si,Au−Sn,Pb−Sn等)を介
して取り付けられる。一方、平行平板型コンデンサ1の
他方の電極2bと、基板4に設けられた電極7(ここで
は電源電位とする)とは、ワイヤー14によって電気的
に接続される構造をとる。
2. Description of the Related Art The prior art will be described with reference to the drawings. FIG. 5A is a cross-sectional view showing an electrode mounting structure of a conventional parallel plate type capacitor. The electrode 2a on one side of the parallel plate type capacitor 1 is connected to an electrode 6 (here, a ground potential) provided on the substrate 4 by a metal brazing material 8a.
(For example, Au-Si, Au-Sn, Pb-Sn, etc.). On the other hand, the other electrode 2b of the parallel plate type capacitor 1 and an electrode 7 (here, a power supply potential) provided on the substrate 4 have a structure in which the electrode 7 is electrically connected by a wire 14.

【0003】図5(b)は、平行平板型コンデンサを半
導体容器(パッケージ)内部にLSIとともに搭載した
場合の斜視図である。この例では、LSIを搭載するダ
イアタッチ部15の特定部位に接地電位用電極と電源電
位用電極の2つを設け、平行平板型コンデンサの一方の
電極を接地電位用電極にロウ付けし、他方を電源電位用
電極とワイヤーで電気的に接続している。
FIG. 5B is a perspective view showing a case where a parallel plate type capacitor is mounted together with an LSI inside a semiconductor container (package). In this example, two electrodes, a ground potential electrode and a power supply potential electrode, are provided at specific portions of the die attach unit 15 on which the LSI is mounted, and one electrode of the parallel plate type capacitor is soldered to the ground potential electrode, and Is electrically connected to a power supply potential electrode by a wire.

【0004】この例以外にも、図示していないが、例え
ばダイアタッチ部全てを接地電位用電極とし、電源電位
用電極をLSIのワイヤーボンディングステッチ部16
の一領域に設けて、平行平板型コンデンサを実装する事
も可能である。
In addition to this example, although not shown, for example, the entire die attach portion is used as a ground potential electrode, and the power supply potential electrode is used as a wire bonding stitch portion 16 of an LSI.
It is also possible to mount a parallel plate type capacitor in one area.

【0005】[0005]

【発明が解決しようとする課題】この従来の平行平板型
コンデンサの電極取り付け構造は、まず一方の電極を基
板に設けた電極(例えば接地電位用電極)に、Au−S
i,Au−Sn,Pb−Sn等の金属ロウ材によって接
続し、その後コンデンサの他方の電極と基板に設けた電
極(例えば電源電位用電極)とをワイヤーで接続する構
造をとっている為、以下の問題点があった。 (1)平行平板型コンデンサを実装する場合、ロウ付け
工程とワイヤーボンディング工程の2工程を必要とす
る。 (2)ワイヤー自身、外部からの応力によって損傷を受
け易いので、ワイヤー保護の為に平行平板型コンデンサ
を、パッケージ内部に搭載する必要がある。通常平行平
板型コンデンサの寸法は3mm□程度なので、接続面積
を考慮すると、これ以上の領域を余分にパッケージ内部
に確保しなければならなくなる。 (3)ワイヤーを用いることによって、自己インダクタ
ンスが約2nH余分に付くので特性が劣化する。
In the conventional electrode mounting structure of a parallel plate type capacitor, first, one electrode is provided on a substrate (for example, a ground potential electrode) with an Au-S electrode.
i, Au-Sn, Pb-Sn, etc. are connected by a metal brazing material, and then the other electrode of the capacitor is connected to an electrode (for example, a power supply potential electrode) provided on the substrate by a wire. There were the following problems. (1) When mounting a parallel plate type capacitor, two steps of a brazing step and a wire bonding step are required. (2) Since the wire itself is easily damaged by external stress, it is necessary to mount a parallel plate type capacitor inside the package to protect the wire. Usually, the size of the parallel plate type capacitor is about 3 mm square, so that considering the connection area, an extra area must be secured inside the package. (3) By using a wire, self-inductance is added by about 2 nH, so that the characteristics are deteriorated.

【0006】本発明の目的は、従来構造による取付の問
題点を解決し、実装する際に、Pb−Sn系半田等低融
点金属ロウ材の一括リフローにて接続できる平行平板型
コンデンサの電極取り付け構造を提供することにある。
SUMMARY OF THE INVENTION An object of the present invention is to solve the problem of mounting by a conventional structure, and to mount electrodes of a parallel plate type capacitor which can be connected by batch reflow of a low melting point metal brazing material such as Pb-Sn solder when mounting. It is to provide a structure.

【0007】[0007]

【課題を解決するための手段】本発明の平行平板型コン
デンサの電極取り付け構造は、平行平板型コンデンサの
一方の電極部に、この電極部よりも広い面積を持ちかつ
電気伝導性を有する金属板を取り付ける構造を有してい
る。
According to the present invention, there is provided an electrode mounting structure for a parallel plate type capacitor in which a metal plate having a larger area than the electrode portion and having electrical conductivity is provided on one electrode portion of the parallel plate type capacitor. Is attached.

【0008】この金属板は平行平板型コンデンサの電
極部と接続している領域の外側部分を曲げて、金属板端
部と平行平板型コンデンサの他方の電極部とを同一平面
上になる様な加工を施している。本発明では、平行平板
コンデンサの一方の電極部に予め金属板を溶接等で接続
しておき、該金属板の両端をを該コンデンサの他方の電
極部と同じ高さになるように折り曲げた電極取り付け構
造とすることにより、表面実装ができる。
In this metal plate , an outer portion of a region connected to the electrode portion of the parallel plate type capacitor is bent so that an end portion of the metal plate and the other electrode portion of the parallel plate type capacitor are on the same plane. Processing . In the present invention, a parallel plate
A metal plate is connected to one electrode of the capacitor in advance by welding, etc.
Then, connect both ends of the metal plate to the other side of the capacitor.
Electrode mounting structure bent to the same height as the pole
By making the structure, surface mounting can be performed.

【0009】[0009]

【実施例】次に本発明について図面を参照して説明す
る。図1は、本発明の参考例による、平行平板型コンデ
ンサの電極取り付け構造を示す斜視図及び断面図並びに
実装状態を示す断面図である。平行平板型コンデンサ1
の表裏二面には電極2が設けられている。金属板3は、
平行平板型コンデンサの電極2よりも面積が大きく、か
つ良好な電気伝導性を具備している。この平行平板型コ
ンデンサと金属板とを接続する(図の矢印方向)。接続
は金属ロウ材(Au−Si,Au−Sn,Pb−Sn
等)溶接で行われる
DESCRIPTION OF THE PREFERRED EMBODIMENTS Next, the present invention will be described with reference to the drawings. FIG. 1 is a perspective view, a sectional view, and a sectional view showing a mounting state of an electrode mounting structure of a parallel plate type capacitor according to a reference example of the present invention. Parallel plate type capacitor 1
The electrodes 2 are provided on the front and back surfaces of the device. The metal plate 3
It has a larger area than the electrode 2 of the parallel plate type capacitor and has good electric conductivity. The parallel plate type capacitor and the metal plate are connected (in the direction of the arrow in the figure). The connection is made of a metal brazing material (Au-Si, Au-Sn, Pb-Sn
It is carried out in the etc.) and welding.

【0010】図1(c)は、平行平板型コンデンサを基
板に実装した場合の断面図である。基板4には、平行平
板型コンデンサ1の外形寸法よりも若干大きく、かつコ
ンデンサの厚みに相当する深さの開孔部5を有する。開
孔部の底と周囲には、接地電位並びに電源電位用の電極
を設ける。ここでは底部を接地電位用電極6,周囲を電
源電位用電極7とする。接地電位用電極と平行平板型コ
ンデンサの電極2,及び電源電位用電極と金属板との接
続は、Pb−Sn系等の半田8を介して同時に接続す
る。
FIG. 1C is a cross-sectional view when a parallel plate type capacitor is mounted on a substrate. The substrate 4 has an opening 5 slightly larger than the external dimensions of the parallel plate type capacitor 1 and having a depth corresponding to the thickness of the capacitor. Electrodes for the ground potential and the power supply potential are provided on the bottom and periphery of the opening. Here, the bottom portion is a ground potential electrode 6 and the periphery is a power supply potential electrode 7. The connection between the ground potential electrode and the electrode 2 of the parallel plate type capacitor, and the connection between the power supply potential electrode and the metal plate are made simultaneously via a Pb-Sn type solder 8 or the like.

【0011】図2、実際のセラミックパッケージに、
上記参考例の平行平板型コンデンサの電極取り付け構造
の断面図である。図2(a)はCCB技術(Contr
olled Collapse Bonding)を用
いたセラミックフェイスダウン型PGA(Pin Gr
id Array)パッケージへの搭載例である。LS
I9を搭載しているのがベース基板10,接続の為の半
田バンプ11及び外部リード12を有しているのがリー
ド基板13である。リード基板13の中央部には、空領
域がある為、ここに図1(c)で説明した開孔部5及び
接地電位用電極6と電源電位用電極7を設け、平行平板
型コンデンサ搭載される。この時、半田8は、半田バ
ンプ11と同一組成の材料を選択すれば、バンプ接続と
コンデンサ接続を一回の加熱リフローで行う事が可能で
ある。
FIG. 2 shows an actual ceramic package.
Electrode mounting structure of the parallel plate type capacitor of the above reference example
FIG . FIG. 2A shows the CCB technology (Contr
Ceramic Face-Down Type PGA (Pin Gr) Using an Old Collage Bonding
This is an example of mounting on an (Array) package. LS
The lead substrate 13 has the base substrate 10, the solder bumps 11 for connection, and the external leads 12 on which I9 is mounted. The central portion of the lead substrate 13, because there is a free space, here the provided opening 5 and the ground potential electrode 6 and the power supply potential electrode 7 described in FIG. 1 (c), the mounted parallel plate capacitor Is done . At this time, if a material having the same composition as that of the solder bump 11 is selected as the solder 8, the bump connection and the capacitor connection can be performed by one heating reflow.

【0012】図2(b)はセラミックフェイスアップ型
PGAパッケージへの搭載例である。外部リード12を
設けたパッケージ底部中央部の空領域を用いて開孔部5
並びに接地電位電極6,電源電位電極7を形成し、平行
平板型コンデンサ1の電極部2及び金属板3を接続して
いる。
FIG. 2B shows an example of mounting on a ceramic face-up type PGA package. The opening 5 is formed by using an empty area at the center of the bottom of the package where the external leads 12 are provided.
In addition, a ground potential electrode 6 and a power potential electrode 7 are formed, and the electrode portion 2 of the parallel plate type capacitor 1 and the metal plate 3 are connected.

【0013】図3は、本発明の実施例による、平行平板
型コンデンサの電極取り付け構造を示す斜視図ならびに
断面図である。上記参考例と基本的構成は同じであるの
で、ここでは相違点を中心に述べる。本実施例では、図
3(a)に示す通り、金属板3の平行平板型コンデンサ
1の電極と接続される部分の外側に曲げ加工部3aを設
け、図3(b)に示す様に、金属板の曲げ加工端部3b
と、金属板を取り付けていない平行平板型コンデンサの
電極部2とが同一平面上となる構造とする。図3(c)
はその断面図である。
[0013] Figure 3, according to the actual施例of the present invention, a perspective view and a cross-sectional view showing the electrode mounting structure of a parallel plate capacitor. Since the basic configuration is the same as that of the above-described reference example , the description here will focus on the differences. In this embodiment, as shown in FIG. 3A, a bent portion 3a is provided outside a portion of the metal plate 3 connected to the electrode of the parallel plate type capacitor 1, and as shown in FIG. Bending end 3b of metal plate
And the electrode portion 2 of the parallel plate type capacitor to which the metal plate is not attached is on the same plane. FIG. 3 (c)
Is a sectional view thereof.

【0014】図3(d)は、平行平板型コンデンサを基
板に実装した場合の断面図である。本実施例では金属板
に曲げ加工を施したことにより、基板4に開孔部を設け
る必要が無く、上記参考例に比較して低価格化が可能と
なる。
FIG. 3D is a cross-sectional view when a parallel plate type capacitor is mounted on a substrate. In the present embodiment, since the metal plate is bent, there is no need to provide a hole in the substrate 4, and the price can be reduced as compared with the above-described reference example .

【0015】図4は、本発明の実施例の平行平板型コン
デンサの電極取り付け構造をセラミックフェイスダウン
PGAパッケージに適用した場合の断面図である。基本
構成は、開孔部が不要となった点以外は、図2と同様で
あるので説明は省略する。図4のように、本発明の平行
平板型コンデンサの電極取り付け構造は、表面実装がで
きる構造であり、高密度実装化と量産性に優れている構
造といえる。
FIG. 4 is a cross-sectional view when the electrode mounting structure of the parallel plate type capacitor according to the embodiment of the present invention is applied to a ceramic face-down PGA package. The basic configuration is the same as that of FIG. 2 except that the opening is not required, and thus the description is omitted. As shown in FIG.
The electrode mounting structure of the flat type capacitor is surface mounting.
The structure is excellent in high-density mounting and mass productivity.
It can be said that it is made.

【0016】[0016]

【発明の効果】以上説明した様に、本発明の平行平板型
コンデンサの電極取り付け構造は、平行平板型コンデン
サの一方の電極部に、この電極部よりも広い面積を有し
かつ電気伝導性を併せ持った金属板を取り付けるととも
に、該金属板の両端を平行平板型コンデンサの他方の電
極部の高さと同一になるように折り曲げた構造を有して
いる。これによって以下の効果が生じる。 (1)ワイヤーを用いない為に、用いていた場合に比べ
て自己インダクタンスが約2nH減少できる。 (2)表面実装ができ、高密度化実装ができる。 (3)半田等による一括加熱接続が可能な為、接続工程
が1工程減少する。
As described above, according to the electrode mounting structure of the parallel plate type capacitor of the present invention, one of the electrode portions of the parallel plate type capacitor has a larger area than the electrode portion and has an electric conductivity. Tomo If you install a combines a metal plate
Then, both ends of the metal plate are connected to the other side of the
It has a structure that is bent to be the same as the height of the pole part . This produces the following effects. (1) Since no wire is used, the self-inductance can be reduced by about 2 nH as compared with the case where the wire is used. (2) Surface mounting and high density mounting are possible. (3) Since batch heating connection using solder or the like is possible, the number of connection steps is reduced by one.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の参考例の斜視図と断面図並びに実装状
態の断面図である。
FIG. 1 is a perspective view and a sectional view of a reference example of the present invention, and a sectional view of a mounted state.

【図2】本発明の参考例をセラミックパッケージに適用
した場合の断面図である。
FIG. 2 is a cross-sectional view when a reference example of the present invention is applied to a ceramic package.

【図3】本発明の実施例を示す斜視図及び断面図並びに
実装状態を示す断面図である。
3 is a perspective view and a cross-sectional view and sectional view showing a mounting state indicating the actual施例of the present invention.

【図4】本発明の実施例をセラミックパッケージに適用
した場合の断面図である。
It is a cross-sectional view of the application of the actual施例in a ceramic package of the present invention; FIG.

【図5】従来技術の平行平板型コンデンサ及び取付状態
を示す断面図並びに従来技術をパッケージに適用した場
合の斜視図である。
FIG. 5 is a cross-sectional view showing a conventional parallel plate type capacitor and a mounting state, and a perspective view when the conventional technique is applied to a package.

【符号の説明】[Explanation of symbols]

1 平行平板型コンデンサ 2 電極 2a 電極 2b 電極 3 金属板 3a 曲げ加工部 3b 曲げ加工端部 4 基板 5 開孔部 6 接地電位用電極 7 電源電位用電極 8 半田 8−a 金属ロウ材 9 LSI 10 ベース基板 11 半田バンプ 12 外部リード 13 リード基板 14 ワイヤー 15 ダイアタッチ部 16 ワイヤーボンディングステッチ部 DESCRIPTION OF SYMBOLS 1 Parallel plate type capacitor 2 electrode 2a electrode 2b electrode 3 Metal plate 3a Bending part 3b Bending end part 4 Substrate 5 Opening part 6 Ground potential electrode 7 Power supply potential electrode 8 Solder 8-a Metal brazing material 9 LSI 10 Base substrate 11 Solder bump 12 External lead 13 Lead substrate 14 Wire 15 Die attach part 16 Wire bonding stitch part

Claims (1)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】 平行平板型コンデンサの一方の電極部
に、該電極部よりも広い面積を有し、かつ電気伝導性を
もつ金属板を接続した平行平板型コンデンサの電極取り
付け構造において、前記金属板が前記平行平板型コンデ
ンサの電極部と接続される領域の外側部分を曲げた構造
を有し、前記金属板の曲げた部位の外側領域の表面が金
属板を接続しない前記平行平板型コンデンサの電極部表
面と同一平面に配置されている構造を有することを特徴
とする、平行平板型コンデンサの電極取り付け構造。
1. An electrode arrangement for a parallel plate type capacitor in which a metal plate having an area larger than the electrode portion and having electrical conductivity is connected to one electrode portion of the parallel plate type capacitor.
In the mounting structure, the metal plate may be the parallel plate type condenser.
Structure in which the outer part of the area connected to the electrode part of the sensor is bent
Wherein the surface of the outer region of the bent portion of the metal plate is made of gold.
Electrode section of the parallel plate type capacitor without connecting the metal plate
An electrode mounting structure for a parallel plate type capacitor, having a structure arranged on the same plane as a surface .
JP4176350A 1992-07-03 1992-07-03 Electrode mounting structure of parallel plate type capacitor Expired - Lifetime JP2973712B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4176350A JP2973712B2 (en) 1992-07-03 1992-07-03 Electrode mounting structure of parallel plate type capacitor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4176350A JP2973712B2 (en) 1992-07-03 1992-07-03 Electrode mounting structure of parallel plate type capacitor

Publications (2)

Publication Number Publication Date
JPH0620863A JPH0620863A (en) 1994-01-28
JP2973712B2 true JP2973712B2 (en) 1999-11-08

Family

ID=16012070

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4176350A Expired - Lifetime JP2973712B2 (en) 1992-07-03 1992-07-03 Electrode mounting structure of parallel plate type capacitor

Country Status (1)

Country Link
JP (1) JP2973712B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09260182A (en) * 1996-03-19 1997-10-03 Murata Mfg Co Ltd Chip electronic part and mounting thereof

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54116658A (en) * 1978-03-03 1979-09-11 Nippon Electric Co Package with ceramic capacitor

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5919424Y2 (en) * 1979-06-07 1984-06-05 日本電気株式会社 Package with magnetic capacitor

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54116658A (en) * 1978-03-03 1979-09-11 Nippon Electric Co Package with ceramic capacitor

Also Published As

Publication number Publication date
JPH0620863A (en) 1994-01-28

Similar Documents

Publication Publication Date Title
US4607276A (en) Tape packages
US6175149B1 (en) Mounting multiple semiconductor dies in a package
JP3022393B2 (en) Semiconductor device, lead frame, and method of manufacturing semiconductor device
US6114750A (en) Surface mount TO-220 package and process for the manufacture thereof
JPH06216182A (en) Chip on board assembly and its preparation
JP2973712B2 (en) Electrode mounting structure of parallel plate type capacitor
JPH0817870A (en) Semiconductor device
JPH10335366A (en) Semiconductor device
JPH07176664A (en) Semiconductor device and fabrication thereof
CN115023804A (en) Electronic device and method for manufacturing electronic device
JP2785917B2 (en) Semiconductor chip module
JP2954108B2 (en) Semiconductor device and manufacturing method thereof
JPH0777243B2 (en) Surface mount package
JP3275787B2 (en) Resin-sealed semiconductor device and method of manufacturing the same
JP2705281B2 (en) Semiconductor device mounting structure
JPH0855856A (en) Semiconductor device and its manufacture
JPH11135532A (en) Semiconductor chip and semiconductor device
JP2001015669A (en) Lead frame, resin sealed semiconductor device using the same, and its manufacture
JPS6332269B2 (en)
JP2681145B2 (en) Resin-sealed semiconductor device
JPH0448768A (en) Semiconductor device and its manufacturing method
JP2513781B2 (en) Semiconductor device
JPH1154695A (en) Semiconductor device
JP2730304B2 (en) Semiconductor device
JPH03101136A (en) Mounting structure of semiconductor chip

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 19990803