JP2911005B2 - Processing method of bump electrode - Google Patents
Processing method of bump electrodeInfo
- Publication number
- JP2911005B2 JP2911005B2 JP2083119A JP8311990A JP2911005B2 JP 2911005 B2 JP2911005 B2 JP 2911005B2 JP 2083119 A JP2083119 A JP 2083119A JP 8311990 A JP8311990 A JP 8311990A JP 2911005 B2 JP2911005 B2 JP 2911005B2
- Authority
- JP
- Japan
- Prior art keywords
- bump
- solder
- coating layer
- oxide film
- solder bump
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
Landscapes
- Wire Bonding (AREA)
Description
【発明の詳細な説明】 (産業上の利用分野) 本発明はバンプ電極の処理方法、詳しくはフリップチ
ップボンディング、テープキャリアボンディングなどワ
イヤレスボンディング法により半導体素子等の電子部品
を接続するため、半導体チップや基板に形成するバンプ
電極のリフロー処理、接合処理などの処理方法に関す
る。DETAILED DESCRIPTION OF THE INVENTION (Industrial Application Field) The present invention relates to a method for processing bump electrodes, more specifically, a semiconductor chip for connecting electronic components such as semiconductor elements by a wireless bonding method such as flip chip bonding and tape carrier bonding. The present invention relates to a processing method such as a reflow process and a bonding process for bump electrodes formed on a substrate and a substrate.
(従来技術とその課題) 半導体チップや基板に形成されたバンプ電極は、それ
を球状化するため有機液体(フラックス)を塗布した状
態で加熱溶融させるリフロー処理が施こされ、またその
後、バンプ電極に基板又は半導体チップの配線を接合せ
しめるボンディング工程においても、半田バンプ外周に
生成する酸化物を除去し、かつ接合強度を高めるために
フラックスを塗布し再び加熱溶融させる処理が施され
る。(Prior art and its problems) A bump electrode formed on a semiconductor chip or a substrate is subjected to a reflow process of heating and melting in a state where an organic liquid (flux) is applied to make the bump electrode spherical, and thereafter, the bump electrode is formed. Also, in the bonding step of bonding the wiring of the substrate or the semiconductor chip to the substrate, a process of applying a flux and heating and melting again to remove the oxide generated on the outer periphery of the solder bump and to increase the bonding strength is performed.
しかるに上記バンプ電極を球状化するため加熱溶融す
る場合、溶融したバンプの半田が配線上に沿って流れる
半田流れの現象が生じてバンプ電極の高さが減少し、あ
るいは高さにバラ付きが生ずることになる。However, when the bump electrodes are heated and melted to make them spherical, a phenomenon of a solder flow in which the solder of the melted bumps flows along the wiring occurs, and the height of the bump electrodes decreases, or the height of the bump electrodes varies. Will be.
そのため従来、前記半田流れを防止するため配線上の
バンプ受部まわりに半田ダムを形成することが提案され
ているが(特開昭60−93670号公報)、その方法では製
造工数が増加しコスト高となる不具合がある。Therefore, it has been conventionally proposed to form a solder dam around the bump receiving portion on the wiring in order to prevent the solder flow (Japanese Patent Application Laid-Open No. 60-93670). There is a problem that becomes high.
又、従来バンプ受部と配線部分との間にバンプ受部よ
り狭くくびれた半田流れ止めを配設する方法も提案され
ているが(特開平1−145630号公報)、その方法では狭
くくびれた配線部における電流密度が増大し、また配線
が複雑になる等の不具合がある。In addition, a method of providing a solder flow stopper narrower than the bump receiving portion between the bump receiving portion and the wiring portion has been conventionally proposed (Japanese Patent Application Laid-Open No. 1-145630). There are disadvantages such as an increase in the current density in the wiring portion and a complicated wiring.
本発明は斯る従来不具合を解消すべく、バンプ電極の
製造工数及びボンディング工程を変えることなく、また
配線構造を複雑化することなしに、バンプ電極を球状化
するため加熱溶融する際の半田流れを防止得る処理方法
を提供することを目的とする。The present invention solves the above-mentioned conventional problems by changing the manufacturing steps and the bonding process of the bump electrode without changing the wiring process and without complicating the wiring structure. It is an object of the present invention to provide a processing method capable of preventing the occurrence of the above.
(課題を達成するための手段) 斯る本発明の処理方法は、金属配線上に、Pb、In、Sn
の何れか1つの元素又はそれを主要元素とした合金から
なる被覆層を形成し、該被覆層上にその被覆材料の酸化
膜層を生成し、Pb、In、Snの何れか1つを主要元素とし
た半田バンプを被覆層上のバンプ受部上に形成し、次い
で前記半田バンプを加熱処理して球状化するバンプ電極
の処理方法において、前記半田バンプを加熱溶融すると
きに、その溶融温度を前記被覆材料の融点より低い温度
に設定し、半田バンプまわりの酸化膜層により半田流れ
を防止することを特徴とする。(Means for Achieving the Object) Such a processing method of the present invention provides a method of forming a Pb, In, Sn
A coating layer made of any one of the above elements or an alloy containing the same as a main element, and an oxide film layer of the coating material is formed on the coating layer, and any one of Pb, In, and Sn is mainly used. Forming a solder bump as an element on a bump receiving portion on a coating layer, and then subjecting the solder bump to a spheroidizing process by heating, the melting temperature when the solder bump is heated and melted; Is set to a temperature lower than the melting point of the coating material, and the flow of solder is prevented by an oxide film layer around the solder bumps.
而して上記被覆材料の融点とは、その材料が不可避不
純物を含む高純物のPb、In、Snの場合はそれらの液相線
温度をいい、合金の場合はそれらの固相線温度をいう。Thus, the melting point of the coating material refers to the liquidus temperature when the material is pure Pb, In, or Sn containing unavoidable impurities, and the solidus temperature when the material is an alloy. Say.
(作用) 上記本発明によれば、リフロー処理やボンディング工
程において、バンプ電極が加熱溶融された場合におい
て、フラックスにより被覆材料の酸化膜層が破壊除去さ
れることなく残り、半田バンプまわりの酸化膜層それ自
体が半田ぬれ性の悪いダムの機能をもって半田流れを防
止する。(Function) According to the present invention, when the bump electrode is heated and melted in the reflow treatment or the bonding step, the oxide film layer of the coating material remains without being destroyed and removed by the flux, and the oxide film around the solder bumps is removed. The layer itself functions as a dam with poor solder wettability and prevents solder flow.
(実施例) 本発明の実施例を図面により説明すれば、実施例は基
板にバンプ電極を形成する場合を示し、第1図において
(1)は基板、(2)は金属配線、(3)は被覆層、
(4)は酸化膜層、(5)は半田バンプである。(Embodiment) An embodiment of the present invention will be described with reference to the drawings. The embodiment shows a case where bump electrodes are formed on a substrate. In FIG. 1, (1) is a substrate, (2) is a metal wiring, and (3) Is a coating layer,
(4) is an oxide film layer, and (5) is a solder bump.
基板(1)はセラミックやガラエポ(ポリイミド樹
脂)などであり、この基板(1)上にCu、Niなどの配線
(2)を所定のパターンに形成してなる。The substrate (1) is made of ceramic, glass epoxy (polyimide resin), or the like. Wirings (2) such as Cu and Ni are formed in a predetermined pattern on the substrate (1).
被覆層(3)は不可避不純物を含む高純度のPb、In、
Snの何れか1つの元素又はそれらを主要元素としたPb−
Sn、Pb−In等の合金で形成された層であり、電解メッキ
又は無電解メッキ法、蒸着法などにより前記配線(2)
上に形成される。The coating layer (3) is made of high-purity Pb, In,
Pb- with any one element of Sn or their main elements
It is a layer formed of an alloy such as Sn, Pb-In or the like. The wiring (2) is formed by electrolytic plating or electroless plating, vapor deposition, or the like.
Formed on top.
酸化膜層(4)は前記被覆層(3)を形成することに
より該層の表面が大気に反応して生成された酸化物であ
り、被覆材料がSnの場合はSn酸化膜、Pb−Sn合金の場合
はSn酸化膜、Pb−Sn合金の場合はIn酸化物である。The oxide film layer (4) is an oxide formed by forming the coating layer (3) and reacting the surface of the layer with the atmosphere. When the coating material is Sn, a Sn oxide film, Pb-Sn The alloy is a Sn oxide film, and the Pb-Sn alloy is an In oxide.
半田バンプ(5)はPb、In、Snの何れか1つを主要元
素とした半田材料であり、好ましくは本出願人が先に提
案した(特開昭63−301535号及び特願平1−340132号)
合金ワイヤーを使用する。The solder bump (5) is a solder material containing any one of Pb, In, and Sn as a main element, and is preferably proposed by the present applicant first (Japanese Patent Application Laid-Open No. 63-301535 and Japanese Patent Application No. Hei. 340132)
Use alloy wire.
すなわち、上記半田材料はPb、In、Snの何れか1つを
主要元素とし、それにBe、Ag、Sn、Cu、Ni、In、Sb等の
添加元素を配合せしめ、かつ急冷凝固法により作製した
細線からなる合金ワイヤーである。That is, the solder material was prepared by a rapid solidification method in which any one of Pb, In, and Sn was used as a main element, and additional elements such as Be, Ag, Sn, Cu, Ni, In, and Sb were added thereto. It is an alloy wire consisting of fine wires.
上記ワイヤーを使用することにより、ワイヤーボンダ
ーを用いた熱圧着法(ボールボンディング)によって半
田バンプ(5)を前記被覆層(3)上の決められたバン
プ受部(3a)上に接着することができる。By using the above-mentioned wire, the solder bump (5) can be bonded onto the predetermined bump receiving portion (3a) on the coating layer (3) by a thermocompression bonding method (ball bonding) using a wire bonder. it can.
上記熱圧着法とは、熱圧着単独の手段のみでなく、超
音波をかけながら熱圧着する超音波併用方式をも含み、
この熱圧着により半田バンプ(5)は被覆層(3)のバ
ンプ受部(3a)上の酸化膜層(4)を破壊除去し、図示
の如く被覆層(3)上に直接接合する。The thermocompression bonding method includes not only means of thermocompression bonding alone but also an ultrasonic combined method of thermocompression bonding while applying ultrasonic waves,
By this thermocompression bonding, the solder bump (5) breaks and removes the oxide film layer (4) on the bump receiving portion (3a) of the coating layer (3), and is directly bonded on the coating layer (3) as shown.
而して基板(1)上には配線(2)に被覆層(3)を
介し電気的に結合されたバンプ電極(5a)が形成され
る。Thus, on the substrate (1), a bump electrode (5a) is formed which is electrically coupled to the wiring (2) via the coating layer (3).
次に上記バンプ電極(5a)はその形状を球状化させる
ためリフロー処理が施こされるが、それを第2図に示
す。Next, the bump electrode (5a) is subjected to a reflow process to make the shape spherical, which is shown in FIG.
リフロー処理は前記基盤(1)上にフラックスを塗布
しながら加熱して半田バンプ(5)を加熱溶融させる工
程であり、その際に半田バンプ(5)の溶融温度を前記
被覆層(3)の材料の融点より低い温度に設定、換言す
れば被覆材料の融点より低い融点をもつ半田材料を半田
バンプ(5)として使用する。The reflow treatment is a step of heating and melting the solder bumps (5) by applying a flux onto the base (1), and at this time, the melting temperature of the solder bumps (5) is set to a value of the coating layer (3). A temperature lower than the melting point of the material is set, in other words, a solder material having a melting point lower than the melting point of the coating material is used as the solder bump (5).
例えば、半田バンプ(5)にPbSn共晶組成に近い半田
合金を用いる場合、被覆層(3)にSn(融点232℃)を
メッキして形成し、該融点より低い220℃で半田バンプ
(5)を加熱溶融させる。又、Pb−Sn合金の高温半田材
料(融点232℃以上)を半田バンプ(5)として用いる
場合、被覆層(3)にPb−5wt%Sn(融点305℃)又はPB
−10wt%Sn(融点260℃)の被覆材料を用い、該被覆材
料の融点より低い温度にて半田バンプ(5)を加熱溶融
させる。For example, when a solder alloy close to the PbSn eutectic composition is used for the solder bump (5), the coating layer (3) is formed by plating Sn (melting point: 232 ° C.), and the solder bump (5) is formed at 220 ° C. lower than the melting point. ) Is heated and melted. When a high-temperature solder material of Pb-Sn alloy (melting point of 232 ° C. or more) is used as the solder bump (5), Pb-5 wt% Sn (melting point of 305 ° C.) or PB
Using a coating material of −10 wt% Sn (melting point: 260 ° C.), the solder bump (5) is heated and melted at a temperature lower than the melting point of the coating material.
さらに、PB−In合金の半田バンプ(5)を用いる場合
は、被覆材料にPb−10wt%In合金(融点300℃)を用い
て蒸着して被覆層(3)を形成し、またSn−In合金の半
田バンプ(5)を用いる場合、被覆材料にSn又はInを用
いる。Further, when a PB-In alloy solder bump (5) is used, a coating layer (3) is formed by vapor deposition using a Pb-10 wt% In alloy (melting point 300 ° C.) as a coating material, and a Sn-In alloy is formed. When an alloy solder bump (5) is used, Sn or In is used as a coating material.
上記のバンプ電極(5a)はその後、半導体チップ
(6)を接合するボンディング工程においてその前処理
として再び加熱溶融する処理を施すが(第3図)、この
処理の際にも球状化した半田バンプ(5)の外周に生成
した酸化物(5′)を破壊除去するためにフラックスを
塗布し、前述と同様に被覆層(3)の融点より低い温度
で前記半田バンプ(5)を加熱溶融させる。The bump electrode (5a) is then heated and melted again as a pretreatment in a bonding step for bonding the semiconductor chip (6) (FIG. 3). A flux is applied to destroy and remove the oxide (5 ') generated on the outer periphery of (5), and the solder bump (5) is heated and melted at a temperature lower than the melting point of the coating layer (3) as described above. .
上述した本発明の作用を確認するためのテスト結果を
第4図〜第6図に示す。FIGS. 4 to 6 show test results for confirming the operation of the present invention described above.
テストは配線(2)をCu、被覆層(3)をSn(融点23
2℃)で無電界メッキすることにより形成し半田バンプ
(5)にPb−40wt%Sn−0.4wt%Cu−0.4wt%Ni−5wt%A
g−1wt%Sbを用いて該バンプをボ−ルディング法により
熱圧着し、その後にリフロー処理を施した。第4図はリ
フロー処理前の状態を示す。In the test, the wiring (2) was Cu and the coating layer (3) was Sn (melting point 23).
2 ° C) by electroless plating and solder bump (5) with Pb-40wt% Sn-0.4wt% Cu-0.4wt% Ni-5wt% A
The bumps were thermocompression-bonded using g-1 wt% Sb by a bonding method, and then subjected to a reflow treatment. FIG. 4 shows a state before the reflow processing.
上記リフロー処理において、、フラックスに日本アル
ファーメタルズ製のα5003を塗布しながら溶融温度220
℃で30秒間加熱した結果が第5図であり、同一材の半田
バンプを溶融温度250℃で30秒間加熱した結果が第6図
である。第5図においては酸化膜層がフラックスにより
破壊されることがなく残り、半田バンプの半田流れが見
られないことが確認できた。In the above reflow treatment, a melting temperature of 220 was applied while applying α5003 manufactured by Nippon Alpha Metals to the flux.
FIG. 5 shows the result of heating at 30 ° C. for 30 seconds, and FIG. 6 shows the result of heating the solder bumps of the same material at a melting temperature of 250 ° C. for 30 seconds. In FIG. 5, it was confirmed that the oxide film layer remained without being destroyed by the flux, and that no solder flow of the solder bumps was observed.
それに対し、被覆材料の融点以上で加熱した第6図に
よれば、酸化膜層が破壊され、そこに半田流れが生じて
いた。On the other hand, according to FIG. 6 heated at a temperature higher than the melting point of the coating material, the oxide film layer was broken, and the solder flow occurred there.
尚、上記実施例は基板(1)にバンプ電極を形成した
場合で説明したが、半導体チップ側にバンプ電極を形成
してもよいことは容易に理解されよう。Although the above embodiment has been described with reference to the case where bump electrodes are formed on the substrate (1), it will be easily understood that bump electrodes may be formed on the semiconductor chip side.
(効果) 本発明によれば、バンプ電極を球状化するため加熱溶
融する際に、被覆層上の酸化膜層自体が半田流れを防止
するダムの機能を有するから、別途には半田ダム形成す
る工程を必要とせず、また配線部に狭くくびれた部分を
形成する必要もないので、生産性に優れるとともに電流
密度の増大もなく耐久性、信頼性を向上させることがで
きる。(Effects) According to the present invention, when the bump electrode is heated and melted to make the bump electrode spherical, the oxide film layer itself on the coating layer itself has a function of a dam for preventing the flow of solder, so that a solder dam is separately formed. Since no process is required and there is no need to form a narrow constricted portion in the wiring portion, the productivity and the current density are not increased, and the durability and reliability can be improved.
第1図は本発明におけるバンプ電柱の形成を説明する部
分拡大断面図、第2図はリフロー処理を説明する部分拡
大断面図、第3図はボンディング工程の前処理を説明す
る部分拡大断図面、第4図〜第6図は本発明の作用を確
認する拡大斜視図であり、第4図はリフロー前の状態、
第5図は本発明方法によるテスト例、第6図は比較例で
ある。 図中 (1)……基板 (2)……配線 (3)……被覆層 (3a)……バンプ受部 (4)……酸化膜層 (5)……半田バンプFIG. 1 is a partially enlarged cross-sectional view illustrating the formation of a bump power pole in the present invention, FIG. 2 is a partially enlarged cross-sectional view illustrating a reflow process, FIG. 4 to 6 are enlarged perspective views for confirming the operation of the present invention. FIG. 4 shows a state before reflow.
FIG. 5 is a test example according to the method of the present invention, and FIG. 6 is a comparative example. In the figure, (1) ... substrate (2) ... wiring (3) ... coating layer (3a) ... bump receiving part (4) ... oxide film layer (5) ... solder bump
───────────────────────────────────────────────────── フロントページの続き (56)参考文献 特開 平1−202830(JP,A) 特開 平1−205551(JP,A) 特開 昭64−37039(JP,A) (58)調査した分野(Int.Cl.6,DB名) H01L 21/60 ────────────────────────────────────────────────── ─── Continuation of front page (56) References JP-A-1-202830 (JP, A) JP-A-1-205551 (JP, A) JP-A-64-37039 (JP, A) (58) Survey Field (Int.Cl. 6 , DB name) H01L 21/60
Claims (2)
元素又はそれを主要元素とした合金からなる被覆層を形
成し、該被覆層上にその被覆材料の酸化膜層を生成し、
Pb、In、Snの何れか1つを主要元素とした半田バンプを
被覆層上のバンプ受部上に形成し、次いで前記半田バン
プを加熱処理して球状化するバンプ電極の処理方法にお
いて、前記半田バンプを加熱溶融するときに、その溶融
温度を前記被覆材料の融点より低い温度に設定し、半田
バンプまわりの酸化膜層により半田流れを防止すること
を特徴とするバンプ電極の処理方法。A coating layer made of any one of Pb, In, and Sn or an alloy containing the same as a main element is formed on a metal wiring, and an oxide film layer of the coating material is formed on the coating layer. Generate
Pb, In, forming a solder bump having any one of Sn as a main element on the bump receiving portion on the coating layer, and then heat-treating the solder bump to form a spheroid bump electrode processing method, A method for processing a bump electrode, comprising: setting a melting temperature of a solder bump to be lower than a melting point of the coating material when the solder bump is heated and melted; and preventing an oxide film layer around the solder bump from flowing the solder.
成することにより生成され、前記半田バンプが前記バン
プ受部に熱圧着して接合される請求項第1項のバンプ電
極の処理方法。2. The bump electrode according to claim 1, wherein said oxide film layer is formed by forming a coating layer on a metal wiring, and said solder bump is bonded to said bump receiving portion by thermocompression bonding. Processing method.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2083119A JP2911005B2 (en) | 1990-03-30 | 1990-03-30 | Processing method of bump electrode |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2083119A JP2911005B2 (en) | 1990-03-30 | 1990-03-30 | Processing method of bump electrode |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH03283538A JPH03283538A (en) | 1991-12-13 |
JP2911005B2 true JP2911005B2 (en) | 1999-06-23 |
Family
ID=13793318
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2083119A Expired - Lifetime JP2911005B2 (en) | 1990-03-30 | 1990-03-30 | Processing method of bump electrode |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2911005B2 (en) |
-
1990
- 1990-03-30 JP JP2083119A patent/JP2911005B2/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPH03283538A (en) | 1991-12-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5550407A (en) | Semiconductor device having an aluminum alloy wiring line | |
JP4051893B2 (en) | Electronics | |
JP3558063B2 (en) | Solder | |
US7087458B2 (en) | Method for fabricating a flip chip package with pillar bump and no flow underfill | |
US6221692B1 (en) | Method of fabricating solder-bearing silicon semiconductor device and circuit board mounted therewith | |
JP2003234367A (en) | Semiconductor element and its manufacturing method, and semiconductor device and its manufacturing method | |
JP4731495B2 (en) | Semiconductor device | |
JP2009060101A (en) | Electronics | |
JP2003264366A (en) | Electronics | |
US20030189260A1 (en) | Flip-chip bonding structure and method thereof | |
US6864168B2 (en) | Bump and fabricating process thereof | |
KR20070058379A (en) | How to Make a Soldering Alloy Composition and a Soldering Alloy Connection | |
KR20050076746A (en) | Method and structure to reduce risk of gold embrittlement in solder joints | |
US20080083993A1 (en) | Gold-Tin Solder Joints Having Reduced Embrittlement | |
JP4940662B2 (en) | Solder bump, method of forming solder bump, and semiconductor device | |
JP2911005B2 (en) | Processing method of bump electrode | |
JPS60134444A (en) | Formation for bump electrode | |
JP2813409B2 (en) | Connection method of semiconductor chip | |
JP2001094004A (en) | Semiconductor device, external connecting terminal body structure and method for producing semiconductor device | |
JPH05136216A (en) | Semiconductor mounting device | |
JP3091076B2 (en) | Small gold balls for bumps | |
JP3308060B2 (en) | Semiconductor device mounting method | |
JP3086126B2 (en) | Small gold balls for bumps | |
JPH0732170B2 (en) | Semiconductor device | |
JPH09153497A (en) | Forming method of solder bump |