JP2819775B2 - Hybrid integrated circuit device - Google Patents
Hybrid integrated circuit deviceInfo
- Publication number
- JP2819775B2 JP2819775B2 JP2130938A JP13093890A JP2819775B2 JP 2819775 B2 JP2819775 B2 JP 2819775B2 JP 2130938 A JP2130938 A JP 2130938A JP 13093890 A JP13093890 A JP 13093890A JP 2819775 B2 JP2819775 B2 JP 2819775B2
- Authority
- JP
- Japan
- Prior art keywords
- power supply
- insulating substrate
- integrated circuit
- circuit device
- active element
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000000758 substrate Substances 0.000 claims description 24
- 239000003990 capacitor Substances 0.000 claims description 9
- 230000007257 malfunction Effects 0.000 description 4
- 230000000694 effects Effects 0.000 description 2
- 230000004907 flux Effects 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/14—Structural association of two or more printed circuits
- H05K1/141—One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/181—Printed circuits structurally associated with non-printed electric components associated with surface mounted components
Landscapes
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
- Structure Of Printed Boards (AREA)
- Logic Circuits (AREA)
Description
【発明の詳細な説明】 〔産業上の利用分野〕 本発明は混成集積回路装置に関し、特に絶縁基板上に
能動素子を搭載し、強電磁波中で使用される混成集積回
路装置に関する。Description: BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a hybrid integrated circuit device, and more particularly to a hybrid integrated circuit device having active elements mounted on an insulating substrate and used in strong electromagnetic waves.
絶縁基板、例えばプリント基板に配線パターンを形成
し、その上に例えばIC,トランジスタ,抵抗,コンデン
サ等の電子部品を搭載し、また絶縁基板の外周部に外部
回路との接続を行うリード端子を設けて特定の回路機能
を実現する混成集積回路装置では、搭載されている能動
部品に、リード端子を介して外部から電源を供給する必
要がある。A wiring pattern is formed on an insulating substrate, for example, a printed circuit board, on which electronic components such as ICs, transistors, resistors, and capacitors are mounted, and lead terminals for connection to external circuits are provided on the outer periphery of the insulating substrate. In a hybrid integrated circuit device that realizes a specific circuit function, it is necessary to supply power to the mounted active components from the outside via lead terminals.
従来のこの種の混成集積回路装置は、第2図に示すよ
うに、動作を安定させるために接地配線6を太くして絶
縁基板1の外周部に配置し、電源配線5を絶縁基板1の
中央部に配置して能動素子2A,2Bに電源を供給してい
た。In a conventional hybrid integrated circuit device of this type, as shown in FIG. 2, the ground wiring 6 is thickened and arranged on the outer periphery of the insulating substrate 1 to stabilize the operation, and the power supply wiring 5 is Power was supplied to the active elements 2 A and 2 B in the central portion.
これは1対の電源用リード端子3及び接地用リード端
子4から複数の能動素子2A,2Bに電源を供給するのに都
合がよいからである。This is because it is convenient to supply the power from the power supply lead terminals 3 and the ground lead terminal 4 of the pair into a plurality of active devices 2 A, 2 B.
この従来の混成集積回路装置は、接地配線6が絶縁基
板1の外周部に、電源配線5が絶縁基板1の中央部に配
置されているので、強電磁波中で使用すると、電磁波の
磁界面が絶縁基板1に垂直の場合、電源配線5,能動素子
2A,2B及び接地配線6で形成されるループに磁束が鎖交
し、これによりこのループに超電力が発生し、さらに能
動素子2A,2B中の非線形特性部分で整流されるために不
要な電圧が発生し誤動作を起こすという問題があった。In this conventional hybrid integrated circuit device, since the ground wiring 6 is arranged on the outer peripheral portion of the insulating substrate 1 and the power supply wiring 5 is arranged on the central portion of the insulating substrate 1, when used in a strong electromagnetic wave, the magnetic field surface of the electromagnetic wave is reduced. When it is perpendicular to the insulating substrate 1, the power supply wiring 5, the active element
Interlink with 2 A, 2 B and chain flux loop formed by the ground line 6, thereby electromotive force is generated in the loop, to be rectified further nonlinear characteristic portion in the active element 2 A, 2 B However, there is a problem that an unnecessary voltage is generated and a malfunction occurs.
本発明の目的は、強電磁波中で使用しても誤動作の発
生を防止することができる混成集積回路装置を提供する
ことにある。An object of the present invention is to provide a hybrid integrated circuit device which can prevent malfunction from occurring even when used in strong electromagnetic waves.
本発明の混成集積回路装置は、絶縁基板と、この絶縁
基板上に搭載された能動素子と、前記絶縁基板の所定の
位置に設けられ前記能動素子に外部からの電源を供給す
るための第1及び第2の電源用リード端子と、前記絶縁
基板の第1の面に形成された前記第1の電源用リード端
子と前記能動素子の第1の電源端子とを接続する第1の
電源配線と、前記絶縁基板の第2の面に、前記第2の電
源用リード端子と前記能動素子の第2の電源端子とを接
続しかつ、前記第1及び第2の電源用リード端子間を結
ぶ線、前記第1の電源配線、並びに前記能動素子と共に
囲む面積が最小になるように形成された第2の電源配線
とを有している。A hybrid integrated circuit device according to the present invention includes an insulating substrate, an active element mounted on the insulating substrate, and a first device provided at a predetermined position on the insulating substrate for supplying external power to the active element. And a second power supply lead terminal, a first power supply line formed between the first power supply lead terminal formed on the first surface of the insulating substrate, and a first power supply terminal of the active element. A wire connecting the second power supply lead terminal and the second power supply terminal of the active element to the second surface of the insulating substrate, and connecting the first and second power supply lead terminals; , The first power supply wiring, and a second power supply wiring formed so that the area surrounding the first power supply wiring and the active element is minimized.
また、第1及び第2の電極を第1及び第2の電源配線
の第1及び第2の電源用リード端子に近接した位置にそ
れぞれ対応して接続するコンデンサを設けた構成を有し
ている。Further, a configuration is provided in which capacitors for connecting the first and second electrodes to the first and second power supply wirings at positions close to the first and second power supply lead terminals respectively are provided. .
次に、本発明の実施例について図面を参照して説明す
る。Next, embodiments of the present invention will be described with reference to the drawings.
第1図は本発明の一実施例を示す平面図である。 FIG. 1 is a plan view showing an embodiment of the present invention.
この実施例は、絶縁基板1と、この絶縁基板1上に搭
載された能動素子2A,2Bと、絶縁基板1の周辺の一辺に
それぞれ設けられ、能動素子2A,2Bに外部からの電源を
供給するための第1の電源用リード端子3及び第2の電
源用リード端子の接地用リード端子4と、絶縁基板1の
第1の面に形成され第1の電源用リード端子3と能動素
子2A,2Bの第1の電源端子であるVcc端子21A,21Bとを接
続する第1の電源配線5と、主要部が絶縁基板1の第2
の面に、接地用リード端子4と能動素子2A,2Bの第2の
電源端子であるGND端子22A,22Bとを接続しかつ、電源用
リード端子3及び接地用リード端子4間を結ぶ線、電源
配線5、並びに能動素子2A,2Bと共に囲む面積が、他の
電子部品,配線等を考慮して最小になるように形成され
た第2の電源配線の接地配線6A〜6Dと、第1及び第2の
電極を電源配線5の電源用リード端子3と近接した位置
及びこの電源配線に近接して設けられた接地配線6Dとそ
れぞれ対応して接続するコンデンサ8とを有する構成と
なっている。This embodiment includes an insulating substrate 1, and the mounting on the insulating substrate 1 has been active element 2 A, 2 B, respectively provided on one side of the periphery of the insulating substrate 1, from the outside to the active element 2 A, 2 B A first power supply lead terminal 3 and a second power supply lead terminal for supplying power to the power supply, and a first power supply lead terminal 3 formed on a first surface of the insulating substrate 1. A first power supply line 5 for connecting the power supply terminals to the Vcc terminals 21 A and 21 B which are the first power supply terminals of the active elements 2 A and 2 B ;
Is connected to the ground lead terminal 4 and the GND terminals 22 A and 22 B , which are the second power terminals of the active elements 2 A and 2 B , and between the power lead terminal 3 and the ground lead terminal 4. , The power supply wiring 5 and the ground wiring 6 A of the second power supply wiring formed so that the area surrounding the power supply wiring 5 and the active elements 2 A and 2 B is minimized in consideration of other electronic components and wirings. to 6 D and the capacitor 8 connected to the first and second electrodes respectively corresponding to the ground line 6 D provided near the close position and the power supply wiring and the power lead terminal 3 of the power supply lines 5 And a configuration having:
電源用リード端子3及び接地用リード端子4を結ぶ
線、電源配線5、能動素子2A,2B、並びに接地配線6A〜6
Dにより囲まれる面積が最小になるのは、絶縁基板1の
一方の面から透視して、接地配線6Aと電源配線5及び能
動素子2A,2Bとが重なるように配置された場合である
が、他の電子部品や配線等の配置状態により必ずしも重
なるように配置することができない。このような状態の
中で前記面積が最小となるように接地配線6A〜6Dを配置
する。なお、接地配線6B〜6Dは、絶縁基板1の第1の面
に搭載された能動素子2A,2B及びコンデンサ8の所定の
端子,電極を接続するためのもので、スルーホール7A〜
7Cにより接地配線6Aと接続している。Power lead terminals 3 and a line connecting the grounding lead terminal 4, the power supply line 5, the active element 2 A, 2 B, and a ground line 6 A to 6
Is the area enclosed is minimized by D, and projected from one surface of the insulating substrate 1, when arranged to the ground wiring 6 A and the power supply line 5 and the active elements 2 A, 2 B overlap However, it is not always possible to arrange them so as to overlap with each other depending on the arrangement state of other electronic components, wirings and the like. The area in this state to place the ground wire 6 A to 6 D so as to minimize. The ground wirings 6 B to 6 D are used to connect the active elements 2 A and 2 B mounted on the first surface of the insulating substrate 1 and predetermined terminals and electrodes of the capacitor 8. A ~
Connected to ground wiring 6 A by 7 C.
このように接地配線6A〜6Dを配置することにより、前
記面積の部分を通過する電磁波の磁束が最低となるの
で、電源配線5,接地配線6A〜6D,及び能動素子2A,2Bに誘
起される起電力を最低にすることができ、にコンデンサ
8により、誘起された超電力は低減され、また外部で誘
起された起電力や雑音が内部に侵入するのを防止できる
ので、強電磁波中で使用しても誤動作の発生を防止する
ことができる。By arranging the grounding wire 6 A to 6 D Thus, the magnetic flux of an electromagnetic wave passing through the portion of the area is the lowest, the power line 5, the ground wiring 6 A to 6 D, and active devices 2 A, Since the electromotive force induced by 2 B can be minimized, the super power induced by the capacitor 8 can be reduced, and the electromotive force and noise induced externally can be prevented from entering the inside. Even when used in a strong electromagnetic wave, the occurrence of malfunction can be prevented.
なおこの実施例においては、誘起される超電力を、従
来例と比較して10dB以上低減することができた。In this example, the induced super power could be reduced by 10 dB or more as compared with the conventional example.
以上説明したように本発明は、第1及び第2の電源配
線を、第1及び第2の電源用リード端子間を結ぶ線、第
1及び第2の電源配線、並びに能動素子で囲む面積が最
小になるように配置形成し、また第1及び第2の電源用
リード端子に近接して第1及び第2の電源配線間にコン
デンサを設けた構成とすることにより、強電磁波中で使
用しても、第1及び第2の電源配線等に誘起される起電
力を最低とすることができ、しかもコンデンサにより誘
起された起電力が低減され、また外部からの超電力や雑
音が内部へ侵入するのを防止できるので、誤動作の発生
を防止することができる効果がある。As described above, according to the present invention, the area surrounding the first and second power supply wirings with the line connecting the first and second power supply lead terminals, the first and second power supply wirings, and the active elements is reduced. The configuration is such that a capacitor is provided between the first and second power supply wires in the vicinity of the first and second power supply lead terminals so as to be used in strong electromagnetic waves. However, the electromotive force induced in the first and second power supply wirings can be minimized, and the electromotive force induced by the capacitor is reduced, and super power and noise from outside enter the inside. Therefore, there is an effect that occurrence of a malfunction can be prevented.
第1図は本発明の一実施例を示す平面図、第2図は従来
の混成集積回路装置の一例を示す平面図である。 1……絶縁基板、2A,2B……能動素子、3……電源用リ
ード端子、4……接地用リード端子、5……電源配線、
6,6A〜6D……接地配線、7A〜7C……スルーホール、8…
…コンデンサ、21A,21B……Vcc端子、22A,22B……GND端
子。FIG. 1 is a plan view showing an embodiment of the present invention, and FIG. 2 is a plan view showing an example of a conventional hybrid integrated circuit device. 1 ... insulating substrate, 2 A , 2 B ... active element, 3 ... lead terminal for power supply, 4 ... lead terminal for ground, 5 ... power supply wiring,
6,6 A to 6 D … Ground wiring, 7 A to 7 C … Through hole, 8…
... Capacitors, 21 A , 21 B ... Vcc terminals, 22 A , 22 B ... GND terminals.
Claims (2)
能動素子と、前記絶縁基板の所定の位置に設けられ前記
能動素子に外部からの電源を供給するための第1及び第
2の電源用リード端子と、前記絶縁基板の第1の面に形
成された前記第1の電源用リード端子と前記能動素子の
第1の電源端子とを接続する第1の電源配線と、前記絶
縁基板の第2の面に、前記第2の電源用リード端子と前
記能動素子の第2の電源端子とを接続しかつ、前記第1
及び第2の電源用リード端子間を結ぶ線、前記第1の電
源配線、並びに前記能動素子と共に囲む面積が最小にな
るように形成された第2の電源配線とを有することを特
徴とする混成集積回路装置。An insulated substrate, an active element mounted on the insulated substrate, and first and second devices provided at predetermined positions on the insulated substrate for supplying external power to the active elements. A power supply lead terminal, a first power supply wiring connecting the first power supply lead terminal formed on a first surface of the insulating substrate and a first power supply terminal of the active element, and the insulating substrate Connecting the second power supply lead terminal and the second power supply terminal of the active element to the second surface of
And a line connecting the second power supply lead terminals, the first power supply line, and a second power supply line formed so as to minimize the area surrounding the active element. Integrated circuit device.
配線の第1及び第2の電源用リード端子に近接した位置
にそれぞれ対応して接続するコンデンサを設けた請求項
1記載の混成集積回路装置。2. A capacitor is provided for connecting the first and second electrodes at positions close to the first and second power supply lead terminals of the first and second power supply wirings, respectively. A hybrid integrated circuit device as described.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2130938A JP2819775B2 (en) | 1990-05-21 | 1990-05-21 | Hybrid integrated circuit device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2130938A JP2819775B2 (en) | 1990-05-21 | 1990-05-21 | Hybrid integrated circuit device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH0426187A JPH0426187A (en) | 1992-01-29 |
JP2819775B2 true JP2819775B2 (en) | 1998-11-05 |
Family
ID=15046199
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2130938A Expired - Lifetime JP2819775B2 (en) | 1990-05-21 | 1990-05-21 | Hybrid integrated circuit device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2819775B2 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3036629B2 (en) * | 1996-10-07 | 2000-04-24 | 富士ゼロックス株式会社 | Printed wiring board device |
JP3456442B2 (en) * | 1999-04-21 | 2003-10-14 | 日本電気株式会社 | Printed wiring board |
-
1990
- 1990-05-21 JP JP2130938A patent/JP2819775B2/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPH0426187A (en) | 1992-01-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3294490B2 (en) | BGA type semiconductor device | |
US5488540A (en) | Printed circuit board for reducing noise | |
JPH01181540A (en) | Tab package | |
JP2000307005A (en) | Semiconductor integrated circuit, printed wiring board, and electronic equipment | |
JPH11312776A (en) | Integrated circuit package | |
JPH09223861A (en) | Semiconductor integrated circuit and printed wiring board | |
JP2819775B2 (en) | Hybrid integrated circuit device | |
JP2758816B2 (en) | EMI measures for multilayer printed circuit boards | |
JPH06310827A (en) | Surface mounting component arrangement structure | |
JP2001326432A (en) | Connection structure of printed wiring board and cable, and electronic equipment | |
JP2884938B2 (en) | Semiconductor device | |
JP3259217B2 (en) | Noise reduction package | |
JPH08242047A (en) | Printed wiring board | |
JPH05299148A (en) | Ic socket | |
JP2001135898A (en) | Printed circuit board | |
JP2919010B2 (en) | Semiconductor integrated circuit mounting structure | |
JPH0555719A (en) | Circuit board | |
JPH0625026Y2 (en) | Double-sided board | |
JPH05343525A (en) | Semiconductor integrated circuit | |
JPH021920Y2 (en) | ||
JP2522585Y2 (en) | Donut type jumper wire unit | |
JP2001077230A (en) | Lead frame and semiconductor device mounting body using the same | |
JP3302810B2 (en) | Semiconductor device | |
JPH04326565A (en) | Semiconductor integrated circuit device | |
JPS6369258A (en) | Multilayer interconnection substrate |