JP2699832B2 - Signal detection processing circuit - Google Patents
Signal detection processing circuitInfo
- Publication number
- JP2699832B2 JP2699832B2 JP5267926A JP26792693A JP2699832B2 JP 2699832 B2 JP2699832 B2 JP 2699832B2 JP 5267926 A JP5267926 A JP 5267926A JP 26792693 A JP26792693 A JP 26792693A JP 2699832 B2 JP2699832 B2 JP 2699832B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- moving average
- threshold value
- signal
- difference output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Radar Systems Or Details Thereof (AREA)
Description
【0001】[0001]
【産業上の利用分野】本発明は、雑音背景の中からパル
ス性信号を自動的に検出する信号検出処理回路に関す
る。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a signal detection processing circuit for automatically detecting a pulse signal from a noise background.
【0002】[0002]
【従来の技術】従来、この種の信号検出処理回路として
は、図3(a)に示すような目標検出回路を備えたもの
と、図4(a),図5(a)に示すような移動平均回路
と目標検出回路とを備えたものなどがある。このうち、
図3(a)に示す信号検出処理回路は、基準信号発生回
路22と比較回路24を有し、入力信号21と基準信号
発生回路22からの基準信号(しきい値)23を比較
し、図3(b)に示すように、入力信号21がしきい値
23を超える部分から目標区間23分の信号検出を行な
っている。2. Description of the Related Art Conventionally, as a signal detection processing circuit of this type, one having a target detection circuit as shown in FIG. 3 (a) and one having a target detection circuit as shown in FIG. 4 (a) and FIG. There is a circuit including a moving average circuit and a target detection circuit. this house,
The signal detection processing circuit shown in FIG. 3A has a reference signal generation circuit 22 and a comparison circuit 24, and compares the input signal 21 with a reference signal (threshold) 23 from the reference signal generation circuit 22. As shown in FIG. 3B, signal detection for a target section 23 is performed from a portion where the input signal 21 exceeds the threshold value 23.
【0003】また、図4(a),図5(a)に示す信号
検出処理回路は、乗算回路32と、加算回路33と、記
憶回路34及び減算回路35とを有する移動平均回路3
0において、入力信号の移動平均値36を求める。次い
で、この出力36を記憶回路38,基準信号発生回路3
9,減算回路40及び比較回路41を有する目標検出回
路37に入力し、減算回路40で入力信号IIからNサ
ンプル前の移動平均値II-144を引き、さらに、この
減算回路出力43を比較回路41において基準信号(し
きい値)42と比較し、この比較の結果、しきい値を超
える区分間の信号を検出している。The signal detection processing circuit shown in FIGS. 4A and 5A is a moving average circuit 3 having a multiplication circuit 32, an addition circuit 33, a storage circuit 34 and a subtraction circuit 35.
At 0, a moving average value 36 of the input signal is obtained. Next, the output 36 is stored in the storage circuit 38 and the reference signal generation circuit 3.
9, a subtraction circuit 40 and a comparison circuit 41 are input to a target detection circuit 37. The subtraction circuit 40 subtracts the moving average value I I- 144 before N samples from the input signal I I. Is compared with a reference signal (threshold) 42 in a comparison circuit 41, and as a result of this comparison, a signal between sections exceeding the threshold is detected.
【0004】[0004]
【発明が解決しようとする課題】しかしながら、図3
(a)の信号検出処理回路は、信号の直接波以外の入力
信号による反射波区間26が目標区間25に続いて形成
され、この反射波区間26でのレベル変動が大きいた
め、これらの成分も信号として検出されて誤検出27が
多発していた。However, FIG.
In the signal detection processing circuit shown in (a), a reflected wave section 26 due to an input signal other than the direct wave of the signal is formed following the target section 25, and the level fluctuation in the reflected wave section 26 is large. It was detected as a signal and erroneous detection 27 occurred frequently.
【0005】この対策として、図4(a)及び図5
(a)の信号検出処理回路が有効であり、短パルス信号
に対しては正確に検出する。しかし、移動平均時定数を
超えるパルス幅を持った信号に対しては、パルス幅を正
確に判定するのが困難であり、信号の信号長を精度良く
検出することができないという問題があった。As a countermeasure against this, FIGS. 4A and 5
The signal detection processing circuit of (a) is effective, and accurately detects a short pulse signal. However, for a signal having a pulse width exceeding the moving average time constant, it is difficult to accurately determine the pulse width, and there has been a problem that the signal length of the signal cannot be accurately detected.
【0006】本発明は、上記問題点にかんがみなされた
もので、直接波と反射波とが混在するような信号に対し
て信号の終了位置を正確にとらえて、信号長を精度良く
検出できる信号検出処理回路の提供を目的とする。SUMMARY OF THE INVENTION The present invention has been made in view of the above problems, and has an object to accurately detect a signal end position for a signal in which a direct wave and a reflected wave are mixed, and to accurately detect a signal length. It is intended to provide a detection processing circuit.
【0007】[0007]
【課題を解決するための手段】上記目的を達成するた
め、本発明の信号検出処理回路は、入力信号に対して各
サンプル毎に一定のウインドウによって移動平均を行
い、移動平均値を出力する移動平均回路と、前記移動平
均値を保持する記憶回路と、入力信号と前記記憶回路に
保持されているNサンプル前の移動平均値との差出力を
算出する減算回路と、前記移動平均値に対して任意定数
を乗じた第1しきい値、及び検出時のNサンプル前の移
動平均値に別の定数を乗じた第2しきい値を設定する基
準信号発生回路と、前記基準信号発生回路からの第1し
きい値と前記減算回路からの差出力を目標検出区間外で
比較し、前記差出力が前記第1しきい値を超える場合
に、目標検出として制御信号を移動平均回路へ送り移動
平均を止めさせ、また、前記減算回路からの差出力と前
記基準発生回路からの第2しきい値を目標検出区間内で
比較し、差出力が前記第2しきい値以下になった時点で
目標検出終了として、前記移動平均回路へ移動平均を再
開させる制御信号を出力する比較回路とで構成してあ
る。そして、好ましくは、前記基準信号発生回路を、移
動平均値に対して任意定数を乗じた第1しきい値を設定
する回路と、検出時のNサンプル前の移動平均値に別の
定数を乗じた第2しきい値を設定する二つの回路で構成
してある。In order to achieve the above object, a signal detection processing circuit according to the present invention performs a moving average on an input signal by a fixed window for each sample and outputs a moving average value. An averaging circuit, a storage circuit that holds the moving average value, a subtraction circuit that calculates a difference output between an input signal and a moving average value N samples before held in the storage circuit, A reference signal generating circuit for setting a first threshold value multiplied by an arbitrary constant and a second threshold value obtained by multiplying a moving average value N samples before detection by another constant at the time of detection; Is compared with the difference output from the subtraction circuit outside the target detection section, and when the difference output exceeds the first threshold, the control signal is used as the target detection and the moving average is calculated. To the circuit to stop the moving average. , Said second threshold value from the reference generator circuit and a difference output from the subtraction circuit and <br/> compared within the target detection range, target detection when the difference output becomes equal to or less than the second threshold value At the end, a comparison circuit outputs a control signal to the moving average circuit to restart the moving average. Preferably, the reference signal generating circuit sets a first threshold value obtained by multiplying a moving average value by an arbitrary constant, and multiplies the moving average value N samples before detection by another constant at the time of detection. And two circuits for setting the second threshold value.
【0008】[0008]
【作用】上記構成からなる信号検出処理回路は、減算回
路からの出力(差出力)と第1しきい値とを比較し、第
1しきい値を超える差出力の場合、移動平均回路へ移動
平均を止めさせる制御信号を出力するとともに、第2し
きい値を設定して入力信号と比較し、第2しきい値以下
になった時点で目標検出終了とし、移動平均回路へ移動
平均の再開させる制御信号を出力する。The signal detection processing circuit having the above configuration compares the output (difference output) from the subtraction circuit with the first threshold value, and if the difference output exceeds the first threshold value, moves to the moving average circuit. A control signal for stopping the averaging is output, and a second threshold value is set and compared with the input signal. When the signal becomes equal to or less than the second threshold value, the target detection is terminated, and the moving average circuit is restarted. A control signal to be output is output.
【0009】[0009]
【実施例】以下、本発明の一実施例を図1及び図2にも
とづいて説明する。図1は本実施例に係る信号検出処理
回路のブロック図であり、図2は動作時の信号波形図で
ある。信号検出処理回路は、入力側から移動平均回路
1,記憶回路2,減算回路3,基準信号発生回路4及び
比較回路5によって構成されている。DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS One embodiment of the present invention will be described below with reference to FIGS. FIG. 1 is a block diagram of a signal detection processing circuit according to the present embodiment, and FIG. 2 is a signal waveform diagram during operation. The signal detection processing circuit includes a moving average circuit 1, a storage circuit 2, a subtraction circuit 3, a reference signal generation circuit 4, and a comparison circuit 5 from the input side.
【0010】移動平均回路1は、図4(a)に示すもの
と同一の構成となっており、入力信号6に対して各サン
プル毎に一定のウインドウによって移動平均を行ない、
移動平均値7を出力する。記憶回路2は移動平均回路1
から出力された移動平均値7を順次記憶して保持する。
減算回路3は、入力信号6と記憶回路2に保持されてい
る検出時のNサンプル前の移動平均値8とを減算して差
出力9を算出する。また、基準信号発生回路4は、前記
移動平均値に対して任意定数を乗じた第1しきい値を設
定して出力するとともに、検出時のNサンプル前の移動
平均値に別の定数を乗じた第2しきい値を設定して出力
する。The moving average circuit 1 has the same configuration as that shown in FIG. 4 (a), and performs a moving average on the input signal 6 by a fixed window for each sample.
The moving average value 7 is output. The storage circuit 2 is a moving average circuit 1
Are sequentially stored and held.
The subtraction circuit 3 calculates a difference output 9 by subtracting the input signal 6 and the moving average value N samples before the detection held in the storage circuit 2. The reference signal generation circuit 4 sets and outputs a first threshold value obtained by multiplying the moving average value by an arbitrary constant, and multiplies the moving average value N samples before detection by another constant at the time of detection. The second threshold value is set and output.
【0011】比較回路5は、基準信号発生回路4からの
第1しきい値11と前記減算回路3で算出した差出力9
を比較する(図2参照)。そして、この比較回路5は、
差出力9が第1しきい値11を超える場合、目標検出と
して、制御信号10を移動平均回路1へ送り移動平均を
止めさせる。また、比較回路5は、基準信号発生回路4
からの第2しきい値12と、前記減算回路3で算出した
差出力9を比較する(図2参照)。そして、差出力9が
第2しきい値12以下になった時点で目標検出終了と
し、移動平均回路1へ移動平均の再開させる制御信号1
0を出力する。The comparison circuit 5 has a first threshold value 11 from the reference signal generation circuit 4 and a difference output 9 calculated by the subtraction circuit 3.
Are compared (see FIG. 2). And this comparison circuit 5
When the difference output 9 exceeds the first threshold value 11, the control signal 10 is sent to the moving average circuit 1 to stop the moving average as target detection. The comparison circuit 5 includes a reference signal generation circuit 4
Is compared with the difference output 9 calculated by the subtraction circuit 3 (see FIG. 2). Then, when the difference output 9 becomes equal to or less than the second threshold value 12, the target detection is terminated, and the moving average circuit 1 controls the moving average circuit 1 to restart the moving average.
Outputs 0.
【0012】以後はこれを繰り返して、パルス信号の検
出を行なう。これらの動作は、図2に示すように、目標
検出区間13以外では、差出力9と第1しきい値11と
の比較で目標検出処理が実施される。また、目標検出区
間13では、入力信号6と第2しきい値12との比較で
目標終了判定処理が実施される。Thereafter, this is repeated to detect a pulse signal. In these operations, as shown in FIG. 2, the target detection process is performed by comparing the difference output 9 with the first threshold value 11 in a section other than the target detection section 13. In the target detection section 13, a target end determination process is performed by comparing the input signal 6 with the second threshold value 12.
【0013】なお、前記基準信号発生回路4は、移動平
均値に対して任意定数を乗じた第1しきい値を設定する
回路と、検出時のNサンプル前の移動平均値に別の定数
を乗じた第2しきい値を設定する二つの回路で構成して
もよい。The reference signal generation circuit 4 sets a first threshold value obtained by multiplying the moving average value by an arbitrary constant, and adds another constant to the moving average value N samples before detection. It may be constituted by two circuits for setting the multiplied second threshold value.
【0014】[0014]
【発明の効果】以上のように本発明によると、目標検出
するまでは、第1しきい値を超えた場合に信号を検出
し、一旦信号を検出した後は、第2しきい値を新たに設
定して目標終了判定処理を行うようにしてあるので、直
接波と反射波とが混在するような信号に対して信号の終
了位置を正確にとらえて、信号長を精度良く検出するこ
とができる。As described above, according to the present invention, until the target is detected, a signal is detected when the signal exceeds the first threshold, and once the signal is detected, the second threshold is reset. The target end determination process is performed by setting the target end position of a signal in which a direct wave and a reflected wave are mixed, and the signal length can be accurately detected. it can.
【図1】本発明の実施例に係る信号検出処理回路のブロ
ック図である。FIG. 1 is a block diagram of a signal detection processing circuit according to an embodiment of the present invention.
【図2】同上の動作時の信号波形図である。FIG. 2 is a signal waveform diagram during the operation of the above.
【図3】(a)は従来の信号検出処理回路のブロック
図、(b)はこの回路における信号波形図である。3A is a block diagram of a conventional signal detection processing circuit, and FIG. 3B is a signal waveform diagram of the circuit.
【図4】(a)は従来の移動平均回路を備えた信号検出
処理回路のブロック図、(b)はこの回路における信号
波形図である。FIG. 4A is a block diagram of a signal detection processing circuit including a conventional moving average circuit, and FIG. 4B is a signal waveform diagram of the circuit.
【図5】(a)は従来の移動平均回路を備えた信号検出
処理回路のブロック図、(b)はこの回路における信号
波形図である。5A is a block diagram of a signal detection processing circuit provided with a conventional moving average circuit, and FIG. 5B is a signal waveform diagram of the circuit.
1 移動平均回路 2 記憶回路 3 減算回路 4 基準信号発生回路 5 比較回路 6 入力信号 7 移動平均値 8 Nサンプル前の移動平均値 9 差出力 10 制御信号 Reference Signs List 1 moving average circuit 2 storage circuit 3 subtraction circuit 4 reference signal generation circuit 5 comparison circuit 6 input signal 7 moving average value 8 moving average value before N samples 9 difference output 10 control signal
Claims (2)
ウインドウによって移動平均を行い、移動平均値を出力
する移動平均回路と、 前記移動平均値を保持する記憶回路と、 入力信号と前記記憶回路に保持されているNサンプル前
の移動平均値との差出力を算出する減算回路と、 前記移動平均値に対して任意定数を乗じた第1しきい
値、及び検出時のNサンプル前の移動平均値に別の定数
を乗じた第2しきい値を設定する基準信号発生回路と、 前記基準信号発生回路からの第1しきい値と前記減算回
路からの差出力を目標検出区間外で比較し、前記差出力
が前記第1しきい値を超える場合に、目標検出として制
御信号を移動平均回路へ送り移動平均を止めさせ、ま
た、前記減算回路からの差出力と前記基準発生回路から
の第2しきい値を目標検出区間内で比較し、差出力が前
記第2しきい値以下になった時点で目標検出終了とし
て、前記移動平均回路へ移動平均を再開させる制御信号
を出力する比較回路とで構成したことを特徴とする信号
検出処理回路。1. A moving average circuit for performing a moving average on an input signal by a fixed window for each sample and outputting a moving average value, a storage circuit for holding the moving average value, an input signal and the storage A subtraction circuit for calculating a difference output from the moving average value N samples before the circuit held; a first threshold value obtained by multiplying the moving average value by an arbitrary constant; A reference signal generation circuit for setting a second threshold value obtained by multiplying the moving average value by another constant; and a first threshold value from the reference signal generation circuit and a difference output from the subtraction circuit outside a target detection section. Comparing, when the difference output exceeds the first threshold value, sending a control signal as a target detection to the moving average circuit to stop the moving average, and also, from the difference output from the subtraction circuit and the reference generation circuit, eyes a second threshold value of Compared in the detection zone, as a target detection ends when the difference output becomes equal to or less than the second threshold value, that is constituted by a comparator circuit for outputting a control signal to resume the moving average to the moving average circuit Characteristic signal detection processing circuit.
対して任意定数を乗じた第1しきい値を設定する回路
と、検出時のNサンプル前の移動平均値に別の定数を乗
じた第2しきい値を設定する二つの回路からなる請求項
1記載の信号検出処理回路。2. The circuit according to claim 1, wherein the reference signal generation circuit sets a first threshold value obtained by multiplying a moving average value by an arbitrary constant, and multiplies the moving average value N samples before detection by another constant. 2. The signal detection processing circuit according to claim 1, comprising two circuits for setting the second threshold value.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5267926A JP2699832B2 (en) | 1993-09-25 | 1993-09-29 | Signal detection processing circuit |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP26178593 | 1993-09-25 | ||
JP5-261785 | 1993-09-25 | ||
JP5267926A JP2699832B2 (en) | 1993-09-25 | 1993-09-29 | Signal detection processing circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH07140229A JPH07140229A (en) | 1995-06-02 |
JP2699832B2 true JP2699832B2 (en) | 1998-01-19 |
Family
ID=26545246
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5267926A Expired - Fee Related JP2699832B2 (en) | 1993-09-25 | 1993-09-29 | Signal detection processing circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2699832B2 (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4917458B2 (en) * | 2007-03-15 | 2012-04-18 | オムロンオートモーティブエレクトロニクス株式会社 | Moving object detection device |
JP6168977B2 (en) * | 2013-12-06 | 2017-07-26 | Kddi株式会社 | System and method for real-time reporting of abnormal internet protocol attacks |
JP2017075869A (en) * | 2015-10-15 | 2017-04-20 | 株式会社東芝 | Passive sensor pulse detector and passive sensor pulse detection method |
JP7010161B2 (en) * | 2018-07-11 | 2022-02-10 | 株式会社デンソー | Signal processing equipment |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05114100A (en) * | 1991-10-22 | 1993-05-07 | Daihatsu Motor Co Ltd | Method for processing range finding data for automobile |
-
1993
- 1993-09-29 JP JP5267926A patent/JP2699832B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JPH07140229A (en) | 1995-06-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH09184739A (en) | Pulse detection device and method | |
KR930007298B1 (en) | Pulsed Interference Detection Device | |
CN106997042A (en) | A kind of Target Signal Detection and device | |
JP2699832B2 (en) | Signal detection processing circuit | |
RU2001135798A (en) | Method for detecting and correcting errors | |
JP2002156444A (en) | Interference wave removing device for radar device | |
JPH05223928A (en) | Pulse radar | |
JP3291102B2 (en) | Ultrasonic distance measuring device | |
JP3394412B2 (en) | Pulse sound detection method and apparatus | |
KR100905098B1 (en) | Distortion detector | |
JPS62197776A (en) | Target signal detecting circuit | |
JP3008736B2 (en) | Ultrasonic vehicle detector | |
JP3546859B2 (en) | Pulse compression apparatus and pulse compression method | |
JPH0783747A (en) | Signal detecting circuit | |
JP2810596B2 (en) | Noise judgment method when measuring DC current | |
JPH0467216B2 (en) | ||
KR100248061B1 (en) | Radar system receiver/transmitter offset remover device and method | |
JPH07152460A (en) | Voltage detection reset circuit | |
JPH0415585A (en) | Underwater acoustic signal detecting system | |
KR100433985B1 (en) | Apparatus for removing noise component for micom | |
JP2001333890A (en) | Method of computing pulse rate | |
JPH07128349A (en) | Speed detector | |
KR950020269A (en) | Detector and its method in multi-target environment | |
JPH09230033A (en) | Pulse sound detecting method | |
KR0186127B1 (en) | Polarity-decision-method for output current of an inverter |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080926 Year of fee payment: 11 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080926 Year of fee payment: 11 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090926 Year of fee payment: 12 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090926 Year of fee payment: 12 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100926 Year of fee payment: 13 |
|
LAPS | Cancellation because of no payment of annual fees |