JP2667512B2 - Multiplex controller - Google Patents
Multiplex controllerInfo
- Publication number
- JP2667512B2 JP2667512B2 JP13885989A JP13885989A JP2667512B2 JP 2667512 B2 JP2667512 B2 JP 2667512B2 JP 13885989 A JP13885989 A JP 13885989A JP 13885989 A JP13885989 A JP 13885989A JP 2667512 B2 JP2667512 B2 JP 2667512B2
- Authority
- JP
- Japan
- Prior art keywords
- control circuit
- control
- failure
- circuit
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Rectifiers (AREA)
- Control Of Electrical Variables (AREA)
Description
【発明の詳細な説明】 [発明の目的] (産業上の利用分野) 本発明は、1つの制御対象に対して、複数の制御回路
を持ち、例えば1つの制御回路が運転制御中に故障検出
した場合、自動的に故障リセットを実行し健全な制御回
路を選択して直ちに運転制御を再開する信頼性の高い多
重化制御装置に関する。DETAILED DESCRIPTION OF THE INVENTION [Purpose of the Invention] (Industrial application field) The present invention has a plurality of control circuits for one control target. For example, one control circuit detects a failure during operation control. In this case, the present invention relates to a highly reliable multiplexing control device that automatically executes a fault reset, selects a sound control circuit, and immediately resumes operation control.
(従来の技術) ここでは、制御対象としてサイリスタ素子を用いた電
力変換器を用い、制御装置としてサイリスタの位相制御
装置を用いて説明する。電力変換器は、交流電流を直流
に変換する順変換器と、順変換器に流れる電流を検出す
る変流器と、順変換器の出力電圧を検出する変圧器によ
り構成される。前記、位相制御装置は電圧制御回路又
は、電流制御回路と、これらの出力によりサイクリスタ
の通電位相を制御する位相制御回路と、前記、順変換器
の電流及び、電圧検出信号により故障を検出するい保護
回路とにより構成される。これらの基本動作について
は、例えば、「サイリスタ制御DCモータの運転と保守」
(電気書院発行 上山直彦編)の第2章 P31〜P57に詳
細に述べられているので、ここでは、多重化制御の切り
替えについて述べる。(Prior Art) Here, a power converter using a thyristor element is used as a control target, and a thyristor phase control device is used as a control device. The power converter includes a forward converter that converts an alternating current into a direct current, a current transformer that detects a current flowing through the forward converter, and a transformer that detects an output voltage of the forward converter. The phase control device detects a failure by a voltage control circuit or a current control circuit, a phase control circuit that controls a conduction phase of a cyclist by using these outputs, and the current of the forward converter and a voltage detection signal. Protection circuit. For these basic operations, see “Operation and maintenance of thyristor-controlled DC motor”, for example.
This is described in detail in Chapter 2 P31 to P57 of Chapter 2 (published by Denki Shoin) of the multiplex control.
1つの電力変換器に対して、2つの制御回路を設け、
常に1つの制御回路のみにより電力変換器を制御し、そ
の回路に異常が生じた場合、他の健全な制御回路に切り
替え制御を継続する構成を第3図に示す。第3図におい
て、制御回路A6で運転中に異常が発生した場合、制御回
路A6の故障信号A60が選択回路8に入力され、選択回路
8は、健全な制御回路B7を選択し切り替え回路80によ
り、制御回路を前記制御回路B7に切り替える。これによ
り、電力変換器2の運転制御が継続される。この時、前
記制御回路A6の故障信号60により、表示回路81は、制御
回路A6の故障を表示する。この状態で運転中に、制御回
路B7で異常が発生すると、制御回路A6及び、制御回路B7
の2重故障として制御装置は、電力変換器2の制御を停
止する。また、1つの制御回路異常により、電力変換器
2の入力電流及び、出力電圧にその影響が現れ、これら
の異常動作を入力電流については、変流器A41及び、変
流器B42により検出し、出力電圧については電圧検出器A
53及び、電圧検出器B54により検出すると、制御回路A6
及び、制御回路B7は同時に故障状態になり電力変換器2
の制御を停止する。Two control circuits are provided for one power converter,
FIG. 3 shows a configuration in which the power converter is always controlled by only one control circuit, and when an abnormality occurs in that circuit, the control is switched to another sound control circuit to continue the control. In FIG. 3, when an abnormality occurs during the operation of the control circuit A6, a failure signal A60 of the control circuit A6 is input to the selection circuit 8, and the selection circuit 8 selects a sound control circuit B7, and the switching circuit 80 Then, the control circuit is switched to the control circuit B7. Thereby, the operation control of the power converter 2 is continued. At this time, the display circuit 81 displays the failure of the control circuit A6 by the failure signal 60 of the control circuit A6. If an abnormality occurs in the control circuit B7 during operation in this state, the control circuit A6 and the control circuit B7
The control device stops the control of the power converter 2 as the double failure of the above. In addition, one control circuit abnormality affects the input current and the output voltage of the power converter 2, and these abnormal operations are detected by the current transformer A41 and the current transformer B42 for the input current. Voltage detector A for output voltage
53 and the voltage detector B54, the control circuit A6
Then, the control circuit B7 is simultaneously in a failure state and the power converter 2
Stop the control of.
(発明が解決しようとする課題) 以上のように、従来技術においては次のような問題が
あった。(Problems to be Solved by the Invention) As described above, the conventional technology has the following problems.
(1) 制御対象である電力変換器2が共通であるた
め、一方の制御回路が異常を発生すると、電力変換器2
の入力電流及び、出力電圧に影響を及ぼし、その結果制
御回路A6及び、制御回路B7が同時に故障状態となり電力
変換器2の制御が停止する。(1) Since the power converter 2 to be controlled is common, if one of the control circuits malfunctions, the power converter 2
As a result, the control circuit A6 and the control circuit B7 fail simultaneously, and the control of the power converter 2 is stopped.
(2) 制御回路が故障になると、人間系での故障復帰
が必要であった。(2) When the control circuit fails, it is necessary to recover from the failure in a human system.
(3) 制御回路1つが異常となり、他方に切り替えた
直後、その過渡変化により切り替えられた制御回路側
で、再度故障検出した場合、制御回路の2重故障となり
電力変換器2の制御が停止する。(3) Immediately after one of the control circuits becomes abnormal and switches to the other, if the fault is detected again on the side of the control circuit switched by the transient change, a double fault occurs in the control circuit and the control of the power converter 2 stops. .
本発明は、従来技術の問題点を鑑みて成されたもので
あり、1つの制御回路で異常が発生すると、その制御回
路からの故障信号により、多重化された全制御回路に故
障リセット信号を自動的に入力し、その後、選択回路に
より正常な制御回路を選択し、電力変換器の運転制御を
継続し、また、前記故障リセット信号でも故障復帰しな
い制御回路については、その制御回路の操作電源を短時
間遮断する事により、制御回路内部の全信号をイニシャ
ライズ(初期化)し、故障信号を除去し、前記電力変換
器の制御を継続出来る多重化制御装置を提供することに
ある。The present invention has been made in view of the problems of the related art, and when an abnormality occurs in one control circuit, a failure reset signal is sent to all multiplexed control circuits by a failure signal from the control circuit. Automatically input, then select a normal control circuit by the selection circuit, continue the operation control of the power converter, and for the control circuit that does not recover from the failure even with the failure reset signal, the operation power supply of the control circuit To provide a multiplexing control device capable of initializing (initializing) all the signals in the control circuit, removing the fault signal, and continuing the control of the power converter by interrupting the power converter for a short time.
(問題を解決するための手段) 第1図に本発明の構成を示す。制御回路A6及び、制御
回路B7は多重化された制御回路であり、これら多重化制
御回路を切り替える切り替え回路80と、前記制御回路に
より運転制御される電力変換器2と、この電力変換器2
の入力電流を検出する変流器A41及び変流器B42と、前
記、電力変換器2の出力電圧を検出する電圧検出器A53
及び、電圧検出器B54と、前記多重化された制御回路A6
及び、制御回路B7の何れか1つの制御回路により電力変
換器2を運転制御中、制御回路A6及び、制御回路B7が故
障したことを検出し、多重化された全制御回路に故障リ
セット信号を出力し、また、前記故障リセット信号入力
後尚故障継続している制御回路に対して制御回路の操作
電源を短時間遮断する自動リセット回路9と、この自動
リセット回路9の動作完了後、尚制御回路が故障状態の
時、制御回路異常と判断し表示する表示回路81と、前記
自動リセット回路9の作用により、制御回路A6及び、制
御回路B7が故障復帰した場合、故障復帰した制御回路を
選択する選択回路8と、この選択回路8の選択信号によ
り制御回路を切り替える切り替え回路80を具備してい
る。(Means for Solving the Problem) FIG. 1 shows the configuration of the present invention. The control circuit A6 and the control circuit B7 are multiplexed control circuits, a switching circuit 80 for switching the multiplexed control circuits, the power converter 2 whose operation is controlled by the control circuit, and the power converter 2
Current transformers A41 and B42 for detecting the input current of the power converter 2, and a voltage detector A53 for detecting the output voltage of the power converter 2
And a voltage detector B54 and the multiplexed control circuit A6
Further, during operation control of the power converter 2 by any one of the control circuits B7, it is detected that the control circuits A6 and B7 have failed, and a failure reset signal is sent to all multiplexed control circuits. An automatic reset circuit 9 for outputting a short-time interruption of the operation power supply of the control circuit to a control circuit which outputs the fault reset signal and continues the fault after the fault reset signal is input; When the circuit is in a failure state, the display circuit 81 for judging and displaying that the control circuit is abnormal, and the operation of the automatic reset circuit 9, when the control circuit A6 and the control circuit B7 recover from the failure, select the control circuit that has recovered from the failure. And a switching circuit 80 for switching the control circuit according to a selection signal from the selection circuit 8.
(作用) 以上の構成により、片方の制御回路、例えば制御回路
A6が運転中に異常発生した場合、その故障信号60により
多重化された制御回路A6及び、制御回路B7に、故障リセ
ット信号90が自動リセット回路9より入力される。この
故障リセット信号90完了後、前記自動リセット回路9で
は、制御回路A6及び、制御回路B7が故障状態か制御可能
状態かを判断し、故障状態の制御回路については、その
制御回路の操作電源を短時間遮断する電源イニシャライ
ズ信号(制御回路A6に対しては電源イニシャライズ信号
92、制御回路B7に対しては電源イニシャライズ信号91)
を自動リセット回路9が再び出力する。電源イニシャラ
イズが実行された制御回路では、制御信号がすべて初期
化されるため、部品のハード的な故障以外は、すべての
故障モードが解除され、電力変換器2の運転制御が継続
される。(Operation) With the above configuration, one control circuit, for example, the control circuit
When an abnormality occurs in A6 during operation, a failure reset signal 90 is input from the automatic reset circuit 9 to the control circuit A6 and the control circuit B7 multiplexed by the failure signal 60. After the completion of the failure reset signal 90, the automatic reset circuit 9 determines whether the control circuit A6 and the control circuit B7 are in a failure state or a controllable state. Power initialization signal that shuts off for a short time (Power initialization signal for control circuit A6
92, power supply initialization signal 91 for control circuit B7)
Is output again by the automatic reset circuit 9. In the control circuit in which the power supply initialization has been performed, all the control signals are initialized, so that all the failure modes except for the hardware failure of the components are released, and the operation control of the power converter 2 is continued.
(実施例) 本発明の実施例の第1図に示す。制御回路A6及び、制
御回路B7は多重化された制御回路であり、これら多重化
制御回路を切り替える切り替え回路80とを、前記制御回
路により運転制御される電力変換器2と、この変力変換
器2の入力電流を検出する変流器A41及び、変流器B42
と、前記、電力変換器2の出力電圧を検出する電圧検出
器A53及び、電圧検出器B54と、前記多重化された制御回
路A6及び、制御回路B7の何れか1つの制御回路により電
力変換器2を運転制御中、制御回路A6及び、制御回路B7
が故障したことを検出し、多重化された全制御回路に故
障リセット信号を出力し、また、前記故障リセット信号
入力後尚故障継続している制御回路に対して制御回路の
操作電源を短時間遮断する自動リセット回路9と、この
自動リセット回路9の動作完了後、尚制御回路が故障状
態の時、制御回路異常と判断し表示する表示回路81と、
前記自動リセット回路9に作用により、制御回路A6及
び、制御回路B7が故障復帰した場合、故障復帰した制御
回路を選択する選択回路8と、この選択回路8の選択信
号により制御回路を切り替える切り替え回路80により構
成される。また、前記自動リセット回路9の詳細構成を
第2図に示す。自動リセット回路9は、前記、制御回路
A6からの故障信号60を受けて、故障リセット信号90をOR
回路94を介して出力する故障リセット信号発生器61と、
前記、制御回路B7からの故障信号70を受けて、故障リセ
ット信号90をOR回路97を介して出力する故障リセット信
号発生器71と、前記、OR回路97の出力信号である故障リ
セット信号90の完了時に、前記、制御回路A6からの故障
信号60を確認し、故障状態であれば電源イニシャライズ
信号92を出力する電源イニシャライズ信号発生器62と、
同様に、前記、OR回路97の出力信号である故障リセット
信号90の完了時に、前記、制御回路B7からの故障信号70
を確認し、故障状態であれば電源イニシャライズ信号91
を出力する電源イニシャライズ信号発生器72と、前記、
電源イニシャライズ信号92の完了時に、前記、制御回路
A6からの故障信号60を確認し、故障状態であれば制御回
路A6の故障表示信号93を出力する故障検出器A63と、前
記、電源イニシャライズ信号91の完了時に、前記、制御
回路B7からの故障信号70を確認し、故障状態であれば制
御回路B7の故障表示信号94を出力する故障検出器B73に
より構成される。(Embodiment) An embodiment of the present invention is shown in FIG. The control circuit A6 and the control circuit B7 are multiplexed control circuits. The switching circuit 80 for switching these multiplexed control circuits includes a power converter 2 whose operation is controlled by the control circuit; And a current transformer B42 for detecting the input current of the second
And a voltage detector A53 and a voltage detector B54 for detecting an output voltage of the power converter 2, and a power converter based on any one of the multiplexed control circuits A6 and B7. During operation control of control circuit 2, control circuit A6 and control circuit B7
Detects a failure, outputs a failure reset signal to all the multiplexed control circuits, and also reduces the operation power supply of the control circuit for the control circuit that continues to fail after the failure reset signal is input for a short time. An automatic reset circuit 9 for shutting down, and a display circuit 81 for judging and displaying a control circuit abnormality when the control circuit is in a failure state after the operation of the automatic reset circuit 9 is completed,
When the control circuit A6 and the control circuit B7 recover from the failure by the action of the automatic reset circuit 9, the selection circuit 8 selects the control circuit that has recovered from the failure, and a switching circuit that switches the control circuit according to the selection signal of the selection circuit 8. Composed of 80. FIG. 2 shows a detailed configuration of the automatic reset circuit 9. The automatic reset circuit 9 includes the control circuit
In response to the failure signal 60 from A6, OR the failure reset signal 90
A fault reset signal generator 61 output via a circuit 94;
A failure reset signal generator 71 that receives a failure signal 70 from the control circuit B7 and outputs a failure reset signal 90 via an OR circuit 97, and a failure reset signal 90 that is an output signal of the OR circuit 97. Upon completion, the power supply initialization signal generator 62 that checks the failure signal 60 from the control circuit A6, and outputs a power supply initialization signal 92 if a failure occurs,
Similarly, when the failure reset signal 90, which is the output signal of the OR circuit 97, is completed, the failure signal 70 from the control circuit B7 is output.
Check that the power supply initialization signal 91
A power initialization signal generator 72 for outputting
Upon completion of the power supply initialization signal 92, the control circuit
A failure signal 60 from A6 is confirmed, and if a failure is detected, a failure detector A63 that outputs a failure indication signal 93 of the control circuit A6, and a failure from the control circuit B7 when the power initialization signal 91 is completed. The signal 70 is confirmed, and if it is in a failure state, it is constituted by a failure detector B73 which outputs a failure indication signal 94 of the control circuit B7.
以上の構成により、片方の制御回路、例えば制御回路
A6が運転中に異常発生した場合、その故障信号60により
故障リセット信号発生器61から、多重化された制御回路
A6及び、制御回路B7に、故障リセット信号90が入力され
る。この故障リセット信号90完了後、前記自動リセット
回路9では、制御回路A6及び、制御回路B7が故障状態か
制御可能状態かを電源イニシャライズ信号発生器A62及
び、電源イニシャライズ信号発生器B72により判断し、
故障状態の制御回路については、その制御回路の操作電
源を短時間遮断する電源イニシャライズ信号(制御回路
A6に対しては電源イニシャライズ信号92、制御回路B7に
対しては電源イニシャラズ信号91)を電源イニシャライ
ズ信号発生器A62及び、電源イニシャライズ信号発生器B
72により出力する。電源イニシャライズが実行された制
御回路では、制御信号がすべて初期化されるため、部品
のハード的な故障以外は、すべての故障モードが解除さ
れ、電力変換器2の運転制御が継続される。With the above configuration, one control circuit, for example, the control circuit
If an error occurs during A6 operation, the multiplexed control circuit is output from the fault reset signal generator 61 by the fault signal 60.
The fault reset signal 90 is input to A6 and the control circuit B7. After completion of the failure reset signal 90, the automatic reset circuit 9 determines whether the control circuit A6 and the control circuit B7 are in the failure state or the controllable state by the power supply initialization signal generator A62 and the power supply initialization signal generator B72,
For a control circuit in a fault state, the power supply initialization signal (control circuit
A6 is a power initialization signal, and a control circuit B7 is a power initialization signal 91). A power initialization signal generator A62 and a power initialization signal generator B are provided.
Output by 72. In the control circuit in which the power supply initialization has been performed, all the control signals are initialized, so that all the failure modes except for the hardware failure of the components are released, and the operation control of the power converter 2 is continued.
以上のように、本発明は以下の効果を得ることができ
る。As described above, the present invention can obtain the following effects.
(1) 多重化された制御回路において、制御回路が異
常となった場合でも故障復帰を自動的に行える。(1) In the multiplexed control circuit, even if the control circuit becomes abnormal, failure recovery can be automatically performed.
(2) 自動的に故障復帰するため、多重化構成を最大
限保つことができ、信頼性の大幅な向上が実現できる。(2) Since a fault recovery is performed automatically, the multiplexing configuration can be kept to the maximum, and a great improvement in reliability can be realized.
(3) 前記(2)項の効果により、本構成の制御装置
を適用したシステムの稼動率が大幅に向上する。(3) Due to the effect of the above item (2), the operation rate of the system to which the control device of the present configuration is applied is greatly improved.
(4) 1つの制御回路の異常により、電力変換器の入
力電流及び、出力電圧に影響が発生し、多重化制御回路
すべてが故障検出しても、自動故障リセットすることに
より電力変換器の運転制御を継続することができる。(4) An abnormality in one control circuit affects the input current and output voltage of the power converter. Even if all the multiplex control circuits detect a failure, the automatic failure reset causes the operation of the power converter. Control can be continued.
[発明の効果] 本発明により、1つの制御対象に対して制御回路が多
重化され、常に1つの制御回路で制御対象を運転制御す
る制御装置において、何れ制御回路が故障しても、それ
ぞれの制御回路から出力される故障信号により、すべて
の制御回路に故障リセット信号または、電源イニシャラ
イズ信号を入力し、故障モードを自動的に解除するた
め、多重化構成を常に確保でき、システム稼動率の高
い、高信頼性の多重化制御装置を提供できる。特に、制
御対象が多重化制御回路に対して共通な場合、1つの制
御回路の異常が制御対象に入出力に影響を及ぼし、その
結果、前記制御対象の入出力量を検出している検出器す
べてが同時に異常信号を検出し、多重化制御回路すべて
が同時に異常となることがある。このような状態に於い
ても、前記故障リセット信号及び、電源イニシャライズ
信号により、制御対象の運転制御を継続できる。[Effects of the Invention] According to the present invention, a control circuit is multiplexed for one control target, and in a control device that always controls the operation of the control target by one control circuit, even if any control circuit fails, each A failure reset signal or a power supply initialization signal is input to all control circuits based on the failure signal output from the control circuit, and the failure mode is automatically canceled. And a highly reliable multiplexing control device. In particular, when the control target is common to the multiplexed control circuit, the abnormality of one control circuit affects the input / output of the control target, and as a result, all the detectors that detect the input / output amount of the control target are used. May simultaneously detect an abnormal signal, and all of the multiplexing control circuits may become abnormal at the same time. Even in such a state, the operation control of the control target can be continued by the failure reset signal and the power supply initialization signal.
第1図は本発明の一実施例を示す構成図、第2図は第1
図の自動リセット回路の詳細例を示すブロック図、第3
図は従来装置の構成図である。 1……交流電源、2……電力変換器、3……負荷、4…
…基準設定器、6……制御回路A、7……制御回路B、
8……選択回路、9……自動リセット回路、41……変流
器A、42……変流器B、43,44……整流器、51a,51b,52
a,52b……抵抗器、53……電圧検出器A、54……電圧検
出器B、60……故障信号A、70……故障信号B、80……
切り替え回路、81……表示回路、61……故障リセット信
号発生器A、71……故障リセット信号発生器B、62……
電源イニシャライズ信号発生器A、72……電源イニシャ
ライズ信号発生器B、63……故障検出器A、73……故障
検出器B。97……OR回路、90……故障リセット信号、91
……電源イニシャライズ信号A、92……電源イニシャラ
イズ信号B、93……故障表示信号A、94……故障表示信
号B。FIG. 1 is a block diagram showing one embodiment of the present invention, and FIG.
FIG. 3 is a block diagram showing a detailed example of the automatic reset circuit shown in FIG.
FIG. 1 is a configuration diagram of a conventional device. 1 ... AC power supply, 2 ... Power converter, 3 ... Load, 4 ...
... reference setting device, 6 ... control circuit A, 7 ... control circuit B,
8 selection circuit, 9 automatic reset circuit, 41 current transformer A, 42 current transformer B, 43, 44 rectifier, 51a, 51b, 52
a, 52b ... resistor, 53 ... voltage detector A, 54 ... voltage detector B, 60 ... failure signal A, 70 ... failure signal B, 80 ...
Switching circuit, 81 Display circuit, 61 Fault reset signal generator A, 71 Fault reset signal generator B, 62
Power supply initialization signal generators A, 72 ... Power supply initialization signal generators B, 63 ... Failure detectors A, 73 ... Failure detectors B. 97: OR circuit, 90: Fault reset signal, 91
... Power initialization signal A, 92 Power initialization signal B, 93 Fault indication signal A, 94 Fault indication signal B
Claims (1)
御系を切り替える切り替え回路と、前記制御回路により
運転制御される制御対象と、この制御対象の動作量を検
出する検出器を有する多重化制御装置において、前記多
重化された制御系の何れか1つの制御回路、又は全ての
制御回路により制御対象を運転制御中、該制御回路が故
障を検出したことを検出する第一の手段、この第一の手
段の信号を受けて多重化された全制御回路に故障リセッ
ト信号を出力する第2の手段、前記故障リセット信号入
力後故障復帰した制御回路を選択する第3の手段、前記
故障リセット信号入力後尚故障継続している制御回路に
対して制御回路の操作電源を短時間遮断する第4の手
段、この第4の手段の動作完了後、尚制御回路が故障状
態の時、制御回路異常と判断する第5の手段を具備する
事を特徴とする多重化制御装置。1. A multiplexed control circuit comprising: a multiplexed control circuit; a switching circuit for switching between these multiplexed control systems; a controlled object whose operation is controlled by the control circuit; and a detector for detecting an operation amount of the controlled object. In the activation control device, during operation control of a control target by any one of the multiplexed control systems or all control circuits, first means for detecting that the control circuit has detected a failure, A second means for receiving a signal from the first means and outputting a failure reset signal to all multiplexed control circuits, a third means for selecting a control circuit which has recovered from the failure after inputting the failure reset signal, A fourth means for short-time shutting down the operation power supply of the control circuit for the control circuit which continues to fail after the reset signal is input. When the operation of the fourth means is completed and the control circuit is still in a failure state, the control is performed. Circuit difference Multiplexing control apparatus characterized by comprising a fifth means for determining that.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13885989A JP2667512B2 (en) | 1989-05-31 | 1989-05-31 | Multiplex controller |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13885989A JP2667512B2 (en) | 1989-05-31 | 1989-05-31 | Multiplex controller |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH037068A JPH037068A (en) | 1991-01-14 |
JP2667512B2 true JP2667512B2 (en) | 1997-10-27 |
Family
ID=15231811
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP13885989A Expired - Lifetime JP2667512B2 (en) | 1989-05-31 | 1989-05-31 | Multiplex controller |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2667512B2 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP7117252B2 (en) * | 2019-02-05 | 2022-08-12 | 日立Astemo株式会社 | power converter |
JP7378626B2 (en) * | 2020-06-30 | 2023-11-13 | 三菱電機株式会社 | power converter |
-
1989
- 1989-05-31 JP JP13885989A patent/JP2667512B2/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPH037068A (en) | 1991-01-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4879624A (en) | Power controller | |
US4331995A (en) | Phase unbalance protector | |
US20230040641A1 (en) | Dual pole switch detection circuit | |
JP2667512B2 (en) | Multiplex controller | |
JP3582520B2 (en) | Static var compensator | |
JPS6210109B2 (en) | ||
JP2645058B2 (en) | Uninterruptible power system | |
JPS5858834A (en) | Stationary reactive power compensator | |
JP2793264B2 (en) | Uninterruptible power system | |
JP2614278B2 (en) | How to protect superconducting energy storage systems. | |
JP2581598B2 (en) | Electrical equipment protection device and electrical device control device | |
JPS60134765A (en) | Overcurrent protecting device of polyphase multiplex chopper | |
JPS631023B2 (en) | ||
JP2829684B2 (en) | Gate pulse abnormality detection circuit of power converter | |
JP3746552B2 (en) | Abnormality confirmation method of instantaneous voltage drop countermeasure device | |
JP2604752Y2 (en) | Excitation controller for synchronous machine | |
JPH05328612A (en) | Noninterruption breaker in private power generation equipment with parallel input to utility distribution line | |
JP2504125B2 (en) | Power supply monitoring circuit | |
JP3077300B2 (en) | Instantaneous voltage drop compensator | |
JP3690226B2 (en) | Thyristor control device, etc. | |
JPH01318561A (en) | Inverter apparatus | |
JPH0472455B2 (en) | ||
JPH10304554A (en) | Malfunction detector and protective device for ac-to-dc converter | |
JPS5951238B2 (en) | Control device for anti-parallel connected thyristor converter | |
JPH02123912A (en) | Switch controller |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313111 |
|
S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313531 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313111 |
|
R371 | Transfer withdrawn |
Free format text: JAPANESE INTERMEDIATE CODE: R371 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313531 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313111 |
|
R371 | Transfer withdrawn |
Free format text: JAPANESE INTERMEDIATE CODE: R371 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313111 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Year of fee payment: 11 Free format text: PAYMENT UNTIL: 20080627 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080627 Year of fee payment: 11 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090627 Year of fee payment: 12 |
|
EXPY | Cancellation because of completion of term |