JP2566480Y2 - Bridge type semiconductor device - Google Patents
Bridge type semiconductor deviceInfo
- Publication number
- JP2566480Y2 JP2566480Y2 JP1991046123U JP4612391U JP2566480Y2 JP 2566480 Y2 JP2566480 Y2 JP 2566480Y2 JP 1991046123 U JP1991046123 U JP 1991046123U JP 4612391 U JP4612391 U JP 4612391U JP 2566480 Y2 JP2566480 Y2 JP 2566480Y2
- Authority
- JP
- Japan
- Prior art keywords
- metal electrode
- electrode plate
- diode chip
- diode
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000004065 semiconductor Substances 0.000 title claims description 17
- 239000002184 metal Substances 0.000 claims description 41
- 230000009977 dual effect Effects 0.000 claims 1
- 238000004519 manufacturing process Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 2
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
Landscapes
- Lead Frames For Integrated Circuits (AREA)
- Rectifiers (AREA)
Description
【0001】[0001]
【産業上の利用分野】本考案はブリッジ型半導体装置に
関するものである。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a bridge type semiconductor device.
【0002】[0002]
【従来の技術】従来の4つのダイオードチップを極性を
そろえてマウントするブリッジ型半導体装置は図1に示
すように4つの金属電極板にダイオードチップを搭載し
半導体整流装置を得るものであるが、多品種少量生産の
市場の流れに沿ってダイオードチップの大きさも製品毎
に変わり特に最近では半導体チップの外形が大きくなる
傾向がある。2. Description of the Related Art As shown in FIG. 1, a conventional bridge type semiconductor device in which four diode chips are mounted with the same polarity is a diode rectifier mounted on four metal electrode plates to obtain a semiconductor rectifier. The size of the diode chip varies from product to product along with the flow of the market for high-mix low-volume production, and in particular, the outer shape of the semiconductor chip tends to increase in recent years.
【0003】[0003]
【従来技術の問題点】しかし、金属電極板を製作するの
は容易ではなく費用も手間もかかる。またダイオードチ
ップ搭載スペースに余裕がないため、ダイオードチップ
外形が大きくなると新たに金属電極板を製作する必要が
あった。更に、N面が上のタイプとするダイオードチッ
プとP面が上のタイプのダイオードチップでは同じ大き
さのダイオードチップでも2種類の金属電極板が必要で
あった。However, it is not easy to manufacture a metal electrode plate, and it is expensive and troublesome. In addition, since there is not enough space for mounting the diode chip, it is necessary to newly manufacture a metal electrode plate when the outer shape of the diode chip becomes large. Further, two types of metal electrode plates are required for a diode chip having the same size as a diode chip having an N-type upper surface and a diode chip having a P-type upper surface.
【0004】[0004]
【考案の目的】本考案は製作が容易で、多少のチップサ
イズの変更にも対応でき、しかもN(カソード)面を上
にして4つのダイオードチップの極性をそろえてブリッ
ジを組む場合と、P(アノード)面を上にして4つのダ
イオードチップの極性をそろえてブリッジを組む場合で
も同一の金属電極板でチップ搭載を可能とする半導体装
置を提供するものである。[Purpose of the Invention] The present invention is easy to manufacture and can cope with a slight change in chip size. In addition, when the N (cathode) surface is turned up and the polarity of the four diode chips is aligned to form a bridge, It is an object of the present invention to provide a semiconductor device which can mount a chip with the same metal electrode plate even when a bridge is assembled by aligning the polarity of four diode chips with the (anode) surface facing upward.
【0005】[0005]
【実施例】図1は従来半導体装置で、図2はダイオード
チップのP面が上の本考案半導体装置の実施例、図3は
ダイオードチップのN面が上の本考案半導体装置実施例
である。FIG. 1 shows a conventional semiconductor device, FIG. 2 shows an embodiment of the semiconductor device of the present invention in which the P surface of the diode chip is up, and FIG. 3 shows an embodiment of the semiconductor device of the present invention in which the N surface of the diode chip is up. .
【0006】図1〜図3において、1は外部リード、2
は金属電極板、3はダイオードチップ、4は接続子を表
す。1 to 3, reference numeral 1 denotes an external lead;
Denotes a metal electrode plate, 3 denotes a diode chip, and 4 denotes a connector.
【0007】従来、半導体装置は4つの金属電極板すべ
てにダイオードチップ2つを搭載するスペースがなかっ
たが、本考案ではすべての金属電極板に少なくとも2つ
ダイオードチップを搭載できるスペースをもうけた。そ
して、ダイオードチップのP面を上にするときと、N面
を上にするときでダイオードチップを搭載する場所を変
えることによりN面が上のダイオードチップを搭載する
タイプとP面が上のダイオードチップを搭載する半導体
装置でも同一の金属電極板にダイオードチップを搭載可
能とした。Conventionally, in a semiconductor device, there was no space for mounting two diode chips on all four metal electrode plates, but in the present invention, a space is provided for mounting at least two diode chips on all metal electrode plates. Then, by changing the mounting position of the diode chip between when the P surface of the diode chip is turned up and when the N surface is turned up, the type in which the diode chip is mounted on the N surface and the diode which is mounted on the P surface are A semiconductor device on which a chip is mounted can mount a diode chip on the same metal electrode plate.
【0008】本考案では更に、従来半導体装置は面積利
用率が悪かったのでそれを改善するために、金属板の形
状を図2、図3のように変更した。図2は4枚のダイオ
ードチップをすべてP面を表にして搭載した例であり、
図3は4枚のダイオードチップをすべてN面を表にして
搭載した例である。Further, in the present invention, since the area utilization rate of the conventional semiconductor device was poor, the shape of the metal plate was changed as shown in FIGS. 2 and 3 in order to improve it. FIG. 2 shows an example in which all four diode chips are mounted with the P surface facing up.
FIG. 3 shows an example in which all four diode chips are mounted with the N surface facing up.
【0009】[0009]
【考案の効果】N(カソード)面を上にして4つのダイ
オードチップの極性をそろえてブリッジを組む場合と、
P(アノード)面を上にして4つのダイオードチップの
極性をそろえてブリッジを組む場合でも同一の金属電極
板でチップ搭載可能とし、P面上用の金属電極板とN面
上用の金属電極板の2つの金属電極板を準備しなくとも
共通の金属電極板でダイオードブリッジが組めるように
なった。また、金属電極板製作も容易で、多少のチップ
サイズ変更にも同一金属電極板で対応できる構造となっ
ている。[Effects of the Invention] A bridge is formed by aligning the polarities of four diode chips with the N (cathode) surface facing up,
The same metal electrode plate enables chip mounting even when a bridge is assembled with the polarity of the four diode chips aligned with the P (anode) surface facing up. The metal electrode plate for the P surface and the metal electrode for the N surface A diode bridge can be assembled with a common metal electrode plate without preparing two metal electrode plates. Further, the metal electrode plate can be easily manufactured, and the structure is such that the same metal electrode plate can cope with a slight change in chip size.
【図1】従来のP面が上のブリッジ型半導体装置FIG. 1 shows a conventional bridge-type semiconductor device having an upper P-plane.
【図2】本考案のP面が上ブリッジ型半導体装置FIG. 2 is a diagram showing a semiconductor device in which the P-plane of the present invention has an upper bridge
【図3】本考案のN面が上ブリッジ型半導体装置FIG. 3 is a diagram showing an N-side upper bridge type semiconductor device according to the present invention;
1a〜1d 外部リード 2 金属電極板 3 ダイオードチップ 4 接続子 1a-1d External lead 2 Metal electrode plate 3 Diode chip 4 Connector
Claims (1)
をすべてそろえて搭載するデュアルインライン型ブリッ
ジ型半導体装置において、少なくとも左右に2つのダイ
オードチップを搭載することができるスペースを持つ4
つの金属電極板を上に2つ下に2つ配置し、前記4つの
金属電極板を左上から時計回りに1a,1b,1c,1
dとするとダイオードチップのアノードを上にする場合
には金属電極板1aにはダイオードチップを搭載せず、 金属電極板1bには2つのダイオードチップを搭載し、
前記右側のダイオードチップのアノードは金属電極板c
の右側と接続し、前記左側のダイオードチップのアノー
ドは金属電極板1a右側と接続し、 金属電極板1cには金属電極板の左側にダイオードチッ
プを搭載し、前記ダイオードチップのアノードは金属電
極板1aの右側と接続し、 金属電極板1dには金属電極板の左側にダイオードチッ
プを搭載し、前記ダイオードチップのアノードは金属電
極板1aの左側と接続し、 ダイオードチップのカソードを上にする場合には金属電
極板1aにはダイオードチップを2個搭載し、前記右側
のダイオードチップのカソードは金属電極板1cの左側
に接続し、前記左側のダイオードチップのカソードは金
属電極板1dの左側に接続し金属電極板1bにはダイオ
ードチップを搭載せず、 金属電極板1cには金属電極板の右半分にダイオードチ
ップを搭載し、前記ダイオードチップのカソードは金属
電極板1bの右側に接続し、 金属電極板1dには金属電極板の右側にダイオードチッ
プを搭載し、前記ダイオードチップのカソードは金属電
極板1bの左側と接続することにより、4つのダイオー
ドチップが全部アノードが上でも、全部カソードが上で
も同一の金属電極板でブリッジを組むことを可能とした
事を特徴としたブリッジ型半導体装置。1. A dual in-line bridge type semiconductor device in which four diode chips to be mounted are mounted with the same polarity, and a space having a space in which at least two diode chips can be mounted at least on the left and right.
Two metal electrode plates are arranged two above and two below, and the four metal electrode plates are clockwise clockwise from the upper left at 1a, 1b, 1c, 1
Assuming that d is the anode, the diode chip is not mounted on the metal electrode plate 1a when the anode of the diode chip is turned upward, and two diode chips are mounted on the metal electrode plate 1b.
The anode of the right diode chip is a metal electrode plate c.
The anode of the left diode chip is connected to the right side of the metal electrode plate 1a. The metal electrode plate 1c has a diode chip mounted on the left side of the metal electrode plate. The anode of the diode chip is a metal electrode plate. 1a, the metal electrode plate 1d has a diode chip mounted on the left side of the metal electrode plate, the anode of the diode chip is connected to the left side of the metal electrode plate 1a, and the cathode of the diode chip faces up. Has two diode chips mounted on the metal electrode plate 1a, the cathode of the right diode chip is connected to the left side of the metal electrode plate 1c, and the cathode of the left diode chip is connected to the left side of the metal electrode plate 1d. A diode chip is not mounted on the metal electrode plate 1b, and a diode chip is mounted on the right half of the metal electrode plate on the metal electrode plate 1c. The cathode of the diode chip is connected to the right side of the metal electrode plate 1b, the metal electrode plate 1d has a diode chip mounted on the right side of the metal electrode plate, and the cathode of the diode chip is connected to the left side of the metal electrode plate 1b. Thus, the bridge-type semiconductor device is characterized in that it is possible to form a bridge with the same metal electrode plate whether the four diode chips are all on the anode or all the cathodes are on.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1991046123U JP2566480Y2 (en) | 1991-03-14 | 1991-03-14 | Bridge type semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1991046123U JP2566480Y2 (en) | 1991-03-14 | 1991-03-14 | Bridge type semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH0682862U JPH0682862U (en) | 1994-11-25 |
JP2566480Y2 true JP2566480Y2 (en) | 1998-03-25 |
Family
ID=12738214
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1991046123U Expired - Fee Related JP2566480Y2 (en) | 1991-03-14 | 1991-03-14 | Bridge type semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2566480Y2 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6329714B1 (en) * | 1999-11-01 | 2001-12-11 | General Semiconductor, Inc. | Hybrid S.C. devices and method of manufacture thereof |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0322925Y2 (en) * | 1984-09-28 | 1991-05-20 |
-
1991
- 1991-03-14 JP JP1991046123U patent/JP2566480Y2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JPH0682862U (en) | 1994-11-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20030062608A1 (en) | Semiconductor device | |
JP2566480Y2 (en) | Bridge type semiconductor device | |
CN116133235A (en) | MiniLED lamp pearl of PCB formula base plate and display structure | |
CN209747542U (en) | LED chip structure | |
JPS63150954A (en) | Bridge type semiconductor device | |
JPH10256472A (en) | Structure of semiconductor device provided with ic chips | |
CN112382622A (en) | Novel TO encapsulation | |
JP2002261230A (en) | Fully molded semiconductor device and lead frame used for the same | |
JPH065756A (en) | Resin sealed semiconductor device and manufacture thereof | |
JP3809019B2 (en) | Surface mount semiconductor device and manufacturing method thereof | |
JPH07230733A (en) | Semiconductor arrestor | |
JPS59172262A (en) | Manufacture of semiconductor module | |
JPH088376A (en) | Single chip semiconductor electronic device | |
JPS642440Y2 (en) | ||
JPS59117103U (en) | surge absorber | |
JPS607473Y2 (en) | solid electrolytic capacitor | |
JPS5931253U (en) | Photocoupler | |
JPS61177737A (en) | Pellet | |
JPS60194340U (en) | microwave package | |
JPS58153463U (en) | transistor element | |
JPS6230356A (en) | Semiconductor package | |
JPH0799277A (en) | Semiconductor device | |
JPS58114054U (en) | Optical semiconductor device | |
JPH05102532A (en) | Optical semiconductor device and its manufacturing method | |
JPS592163U (en) | Thyristor electrode structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |