JP2548995B2 - Terminal for portable semiconductor memory device - Google Patents
Terminal for portable semiconductor memory deviceInfo
- Publication number
- JP2548995B2 JP2548995B2 JP2078293A JP7829390A JP2548995B2 JP 2548995 B2 JP2548995 B2 JP 2548995B2 JP 2078293 A JP2078293 A JP 2078293A JP 7829390 A JP7829390 A JP 7829390A JP 2548995 B2 JP2548995 B2 JP 2548995B2
- Authority
- JP
- Japan
- Prior art keywords
- terminal
- semiconductor memory
- signal line
- memory device
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Memory System (AREA)
Description
【発明の詳細な説明】 〔産業上の利用分野〕 本発明はメモリカード等の携帯形半導体記憶装置用端
末機に関する。The present invention relates to a terminal for a portable semiconductor memory device such as a memory card.
第3,4図は従来の携帯形半導体記憶装置と端末機との
接続態様を示すブロック図であり、MC1,MC2は夫々異な
った単一種類の半導体メモリが実装された携帯形半導体
記憶装置(以下単にメモリカードという)、32,42は各
端末機の制御部を示している。FIGS. 3 and 4 are block diagrams showing a connection mode between a conventional portable semiconductor memory device and a terminal, and MC 1 and MC 2 are portable semiconductor memory in which different types of semiconductor memories are mounted. A device (hereinafter simply referred to as a memory card) 32 and 42 represent control units of respective terminals.
端末機の制御部32,42にメモリカードMC1,MC2を挿入す
ると、端末機の制御部32,42はアドレスバス,データバ
ス,コントロールバス等にて構成されるメモリカードMC
1,MC2に対するリード/ライト用の入出力バス51,61にて
メモリカードMC1,MC2と接続される外、端末機にメモリ
カードMC1,MC2が挿入されたか否か、又は抜去されたか
否かを表す信号用の信号線55,65及びメモリカードの型
式の相違、例えば半導体メモリの種類の相違等により入
力用信号線53又は出力用信号線63にて接続される。When the memory cards MC 1 and MC 2 are inserted into the control units 32 and 42 of the terminal, the control units 32 and 42 of the terminal are connected to the memory card MC composed of an address bus, a data bus, a control bus, etc.
1 and MC 2 are connected to the memory cards MC 1 and MC 2 by the read / write input / output buses 51 and 61, and whether or not the memory cards MC 1 and MC 2 are inserted into the terminal or removed. The signal lines 55 and 65 for signals indicating whether or not they are connected are connected by the input signal line 53 or the output signal line 63 due to the difference in the type of the memory card, for example, the difference in the type of semiconductor memory.
ところで上述した如き端末機にあっては、第3図に示
す如き端末機に第4図に示す如きメモリカードMC2を挿
入し、また逆に第4図に示す如き端末機にメモリカード
MC1を挿入し、信号線53,63をメモリカードMC2,MC1に接
続したとしても信号線53,63で作用の異なる信号が衝突
することとなり、同一信号線で送受することが出来ず、
また仮令制御部32,42に信号線53,63と別の信号線を割り
付けた場合もメモリカードMC2,MC1に実装されている半
導体メモリの種別が分からないときは制御内容が理解出
来ない。By the way, in the terminal as described above, the memory card MC 2 shown in FIG. 4 is inserted into the terminal shown in FIG. 3, and conversely, the memory card MC 2 is inserted into the terminal shown in FIG.
Even if MC 1 is inserted and the signal lines 53 and 63 are connected to the memory cards MC 2 and MC 1 , signals having different actions collide with the signal lines 53 and 63, and the same signal line cannot be transmitted and received. ,
Moreover, even if the signal lines 53 and 63 and other signal lines are assigned to the temporary control units 32 and 42, the control contents cannot be understood if the type of the semiconductor memory mounted on the memory cards MC 2 and MC 1 is unknown. .
従って型式の異なるメモリカードMC1,MC2について端
末機を兼用させることが出来ず、メモリカードの型式毎
に専用の端末機が必要とされることとなる。Therefore, it is not possible to use the terminals as memory cards MC 1 and MC 2 of different types, and a dedicated terminal is required for each type of memory card.
本発明はかかる事情に鑑みなされたものであって、そ
の目的とするところは作用の異なる信号について共用さ
れる信号線を夫々型式に応じて切替える手段及び携帯形
半導体記憶装置の型式を識別する手段とを備えることに
仍って、異なる半導体メモリ等を備えた型式の異なる携
帯形半導体記憶装置について兼用することが出来、ま
た、コネクタの端子数の大幅な低減も図れるようになし
た携帯形の半導体記憶装置を提供するにある。The present invention has been made in view of the above circumstances, and an object thereof is a means for switching a signal line shared for signals having different actions according to a model and a means for identifying a model of a portable semiconductor memory device. In addition, the portable type semiconductor memory device having different types of semiconductor memories and the like can be commonly used, and the number of terminals of the portable type can be significantly reduced. A semiconductor memory device is provided.
本発明に係る携帯形半導体記憶装置用端末機は、携帯
型半導体記憶装置に設けたその型式を示す信号を識別す
べく読取る手段と、識別した携帯型半導体記憶装置の型
式に対応して共用の信号線を異なる端子に切り替える手
段とを具備する。The terminal for a portable semiconductor memory device according to the present invention includes means for reading a signal indicating the type provided in the portable semiconductor memory device to identify it, and shared means corresponding to the identified type of the portable semiconductor memory device. And a means for switching the signal line to a different terminal.
本発明にあってはこれによって、型式の異なる携帯形
半導体記憶装置が挿入されると、これからその型式を示
す信号を読み取って型式を識別し、異なる作用の信号に
共用される信号線をその型式に応じて制御部の異なる端
子に対し切替え接続し得ることとなり、端子数が少なく
て済み、型式の異なる携帯形半導体記憶装置に簡単な構
成で対応することが可能となる。According to the present invention, when a portable semiconductor memory device of a different model is inserted, the signal indicating the model is read from the device to identify the model, and a signal line shared by signals having different functions is identified by the model. Accordingly, it is possible to switch and connect to different terminals of the control unit, the number of terminals is small, and it is possible to handle portable semiconductor memory devices of different models with a simple configuration.
以下本発明をその実施例に基づいて具体的に説明す
る。The present invention will be specifically described below based on examples thereof.
第1図は本発明に係る携帯形半導体記憶装置用端末機
の接続構造を示すブロック図であり、図中1は携帯形半
導体記憶装置(以下単にメモリカードという)MC用の端
末機、2は端末機1の制御部、3はデコーダ、4,5は半
導体スイッチを示している。FIG. 1 is a block diagram showing a connection structure of a terminal for a portable semiconductor memory device according to the present invention, in which 1 is a terminal for MC of a portable semiconductor memory device (hereinafter simply referred to as a memory card) and 2 is a The control unit of the terminal 1, 3 is a decoder, and 4 and 5 are semiconductor switches.
端末機1の制御部2は端末機1にメモリカードMCが挿
入されると、アドレスバス、データバス、コントロール
バス等からなるメモリカードMCに対するリード/ライト
のための入出力バス11、メモリカードMCの型式を読み取
るためのバス12、並びにメモリカードMCの型式に依り作
用の異なる信号について共用される信号線13にてメモリ
カードMCと接続されるようになっている。信号線13の制
御部2側の端末はデコーダ3にてオン,オフ制御される
半導体スイッチ4,5を介して制御部2の異なる端子に繋
がる信号線13a,13bに対し選択的に切替接続されるよう
になっている。When the memory card MC is inserted into the terminal device 1, the control unit 2 of the terminal device 1 includes an input / output bus 11 for reading / writing to the memory card MC including an address bus, a data bus, a control bus, and the memory card MC. Is connected to the memory card MC through a bus 12 for reading the type of the memory card MC and a signal line 13 which is shared for signals having different functions depending on the type of the memory card MC. The terminal of the signal line 13 on the side of the control unit 2 is selectively switched and connected to the signal lines 13a and 13b connected to different terminals of the control unit 2 through the semiconductor switches 4 and 5 controlled to be turned on and off by the decoder 3. It has become so.
デコーダ3の入力端子A,B,Cは夫々信号線14a,14b,14c
にてメモリカードMCと接続されるよう構成され、またデ
コーダ3のE端子にはメモリカードMCの挿入によって接
地される信号線15が設けられており、該信号線15を通じ
て接地信号がメモリカードMCの挿入,抜去信号として入
力されるようになっている。The input terminals A, B, C of the decoder 3 are signal lines 14a, 14b, 14c, respectively.
Is connected to the memory card MC, and a signal line 15 grounded by inserting the memory card MC is provided at the E terminal of the decoder 3. Through the signal line 15, a ground signal is supplied to the memory card MC. Is inserted and removed as a signal.
一方、デコーダ3の出力端子a〜hのうち、a,bに接
続された信号線16a,16bは前記半導体スイッチ4,5に接続
されており、信号線16a,16bを通じて両半導体スイッチ
4,5を選択的にオン又はオフ制御し、共用の信号線13を
信号線13a又は13bを介して選択的に制御部2へ接続する
ようになっている。On the other hand, of the output terminals a to h of the decoder 3, the signal lines 16a and 16b connected to a and b are connected to the semiconductor switches 4 and 5, and both semiconductor switches are connected through the signal lines 16a and 16b.
The on / off control of 4 and 5 is selectively performed, and the shared signal line 13 is selectively connected to the control unit 2 via the signal line 13a or 13b.
而してこのような本発明装置にあっては端末機1にメ
モリカードが挿入されたとき、デコーダ3のE端子は信
号線15を介して接地され、接地信号がカード挿入信号と
してデコーダ3に入力され電源電圧にプルアップされ、
イネーブル状態となる。一方、当該メモリカードMCの型
式、具体的には半導体メモリの種別を示す信号が信号線
14a,14b,14cを通じて制御部2及びデコーダ3に取り込
まれる。制御部2はこれによって挿入されたメモリカー
ドの型式を認識する。またデコーダ3はメモリカードの
型式をデコードすると共に、入力されたコードに従って
出力端子a又はbを通じて半導体スイッチ4又は5に動
作信号を選択的に出力し、これをオン又はオフさせる。Thus, in such a device of the present invention, when the memory card is inserted into the terminal 1, the E terminal of the decoder 3 is grounded through the signal line 15, and the ground signal is sent to the decoder 3 as a card insertion signal. Is input and pulled up to the power supply voltage,
The enable state is set. On the other hand, a signal indicating the type of the memory card MC, specifically the type of semiconductor memory, is a signal line.
It is taken into the control unit 2 and the decoder 3 through 14a, 14b and 14c. The control unit 2 recognizes the model of the inserted memory card. Further, the decoder 3 decodes the type of the memory card, and selectively outputs an operation signal to the semiconductor switch 4 or 5 through the output terminal a or b according to the inputted code to turn it on or off.
例えば、デコーダ3の入力端子A,B,Cに対するメモリ
カードMCの半導体メモリの種別を示す信号としてA:“L"
レベル、B:“L"レベル、C:“L"レベルの、また他の半導
体メモリの種別を示す信号としてA=“L"レベル,B=
“L"レベル,C=“H"レベルのコードを割り付けたものと
する。いま入力端子A,B,Cの入力信号がいずれも“L"レ
ベルのコードの場合にはデコーダ3は出力端子aを選択
して出力端子aは“L"レベル、他の出力端子b〜hは
“H"レベルとなる。これによって信号線16bを介して半
導体スイッチ5がオンし、信号線13bが共用の信号線13
と接続されることとなる。For example, as a signal indicating the type of semiconductor memory of the memory card MC for the input terminals A, B, C of the decoder 3, A: "L"
Level, B: “L” level, C: “L” level, and A = “L” level, B = as a signal indicating the type of another semiconductor memory.
Codes of "L" level and C = "H" level are assigned. If all the input signals at the input terminals A, B, and C are "L" level codes, the decoder 3 selects the output terminal a, the output terminal a is at "L" level, and the other output terminals b to h. Becomes "H" level. As a result, the semiconductor switch 5 is turned on via the signal line 16b, and the signal line 13b is the shared signal line 13
Will be connected with.
また一方、半導体メモリの種別を示す信号がデコーダ
3における入力端子A,B,Cに対しA,B:“L"レベル、C:
“H"レベルのコードとなった場合にはデコーダ3は出力
端子bを選択し、出力端子bは“L"レベル、他の出力端
子a,c〜hは“H"レベルとなり、半導体スイッチ4をオ
ンする。これによって共用の信号線13は信号線13aと接
続されることとなる。On the other hand, a signal indicating the type of the semiconductor memory is input to the input terminals A, B, C of the decoder 3 by A, B: “L” level, C:
When the code becomes "H" level, the decoder 3 selects the output terminal b, the output terminal b becomes "L" level, the other output terminals a, c to h become "H" level, and the semiconductor switch 4 Turn on. As a result, the shared signal line 13 is connected to the signal line 13a.
一方、端末機の制御部2においては、メモリカードMC
の型式、具体的には半導体メモリの種別を認識してお
り、半導体スイッチ4,5のオン,オフ制御によって入力
信号線13a,13、又は信号線13b,13を通じてのメモリカー
ドMCとの間で信号の送又は受を行い得ることとなる。On the other hand, in the control unit 2 of the terminal, the memory card MC
Of the semiconductor memory, specifically, the type of the semiconductor memory is recognized, and by the ON / OFF control of the semiconductor switches 4 and 5, the input signal lines 13a and 13 or the signal lines 13b and 13 are used to communicate with the memory card MC. A signal can be sent or received.
第2図は本発明の他の実施例を示すブロック図であ
り、この実施例にあっては制御部22はMPC又はCPUとして
の機能を備え、デコーダは存在せず、端末機1の制御部
22は端末機1にメモリカードMCが挿入されたときメモリ
カードMCの型式を示す信号用の信号線24a,24b,24c及び
メモリカードMCの挿入,抜去信号用の信号線25を介して
直接メモリカードMCと接続される外、半導体スイッチ4,
5に対する駆動信号用の信号線26a,26bも直接制御部22と
接続されている。FIG. 2 is a block diagram showing another embodiment of the present invention. In this embodiment, the control unit 22 has a function as an MPC or a CPU, there is no decoder, and the control unit of the terminal 1 is present.
22 is a direct memory through signal lines 24a, 24b, 24c for signals indicating the type of the memory card MC when the memory card MC is inserted in the terminal 1 and a signal line 25 for inserting and removing the memory card MC. In addition to being connected to the card MC, semiconductor switch 4,
The signal lines 26a and 26b for driving signals for 5 are also directly connected to the control unit 22.
而してこのような実施例にあっては端末機1にメモリ
カードMCが挿入されると、カード挿,抜信号用の信号線
25を通じて制御部22はメモリカードMCの挿入を検知し、
また信号線24a,24b,24cを介してコードを解読し、メモ
リカードMCの型式、具体的には半導体メモリの種別を検
知し、信号線26a又は26bを介して半導体スイッチ4,5を
選択的にオン,オフ制御し、共用の信号線13を信号線13
a又は13bを介して制御部22と接続せしめる。Thus, in such an embodiment, when the memory card MC is inserted into the terminal 1, the signal line for the card insertion / removal signal is inserted.
Through 25, the control unit 22 detects the insertion of the memory card MC,
Further, the code is decoded through the signal lines 24a, 24b, and 24c, the type of the memory card MC, specifically, the type of the semiconductor memory is detected, and the semiconductor switches 4,5 are selectively selected through the signal line 26a or 26b. ON / OFF control to the common signal line 13
The control unit 22 is connected via a or 13b.
他の構成及び作用は第1図に示す実施例と実質的に同
じであり、対応する部分には同じ番号を付してある。Other configurations and operations are substantially the same as those of the embodiment shown in FIG. 1, and corresponding parts are designated by the same reference numerals.
なお、上述の各実施例にあっては共用の信号線13を利
用する信号数が2個の場合を示したが、例えばバイナリ
コードで表すものとすると8種類のメモリの種類を表す
ことが可能となるため、共用の信号線13についても同数
の8種類の信号を共有させることが可能となる。In each of the above-described embodiments, the case where the number of signals using the shared signal line 13 is two is shown, but if it is represented by a binary code, for example, eight types of memory can be represented. Therefore, the common signal line 13 can share the same number of eight types of signals.
そこで例えば共用の信号線13に8種類の信号を割り付
けたとすると、従来の端末機1ではコネクタを共通とす
ると8本の端子が必要となるが、本発明にあっては全て
を共用の信号線13を利用することが可能となり、1本の
線で済むこととなる。Therefore, for example, if eight types of signals are assigned to the common signal line 13, the conventional terminal 1 requires eight terminals if the common connector is used, but in the present invention, all the common signal lines are used. It is possible to use 13 and only one line is required.
従って全体としては1本の共用の信号線13と、3本の
信号線14a,14b,14c又は24a,24b,24cとの和である4本の
信号線で済み、従来の端子数に比較して4本の端子数の
節減を図れ、またそれだけコネクタの挿入力,抜去力も
小さくて済むこととなる。Therefore, as a whole, only one shared signal line 13 and three signal lines 14a, 14b, 14c or 24a, 24b, 24c are required to be four signal lines, which is compared with the conventional number of terminals. Therefore, the number of four terminals can be reduced, and the insertion force and the withdrawal force of the connector can be reduced accordingly.
更に上記実施例においては、型式信号用の信号線14a,
14b,14c又は24a,24b,24cの3本とした場合を説明した
が、信号線数を更に増加させて対象とすることが可能な
メモリカードの種類を大幅に増加させ得ることとなる。Further, in the above embodiment, the signal line 14a for the type signal,
The case of using three lines 14b, 14c or 24a, 24b, 24c has been described, but the number of signal lines can be further increased to greatly increase the types of target memory cards.
またメモリカードMCには単一種の半導体メモリを内蔵
させる場合を説明したが、異なる半導体メモリを混合し
て内蔵させ、夫々信号線に割り付けてもよい。Further, the case where a single type of semiconductor memory is built in the memory card MC has been described, but different semiconductor memories may be mixed and built in, and each may be assigned to a signal line.
以上の如く本発明品にあっては携帯形半導体記憶装置
の型式の識別手段を設け、また各携帯形半導体記憶装置
の型式により異なる作用をする信号に共用する信号線を
夫々の携帯形半導体記憶装置の型式に応じて端子を切替
接続するから、各携帯形半導体記憶装置の型式に合わせ
て端末機を用意する必要がなく、各種型式の携帯形半導
体記憶装置に兼用することが可能となり、大幅に設備コ
ストの低減を図れる。また携帯形半導体記憶装置を装着
する装着部が少なくてすみ、構造の簡素化が図れる等本
発明は優れた効果を奏するものである。As described above, the product of the present invention is provided with the identification means for the type of the portable semiconductor memory device, and the signal lines that share the signal that acts differently depending on the type of each portable semiconductor memory device are used for each portable semiconductor memory device. Since the terminals are switched and connected according to the model of the device, it is not necessary to prepare a terminal device according to the model of each portable semiconductor memory device, and it is possible to use it as a portable semiconductor memory device of various models. In addition, the equipment cost can be reduced. Further, the present invention has excellent effects such that the mounting portion for mounting the portable semiconductor memory device is small and the structure can be simplified.
第1図は本発明に係る端末機と携帯形半導体記憶装置と
の接続態様を示すブロック図、第2図は本発明の他の実
施例を示すブロック図、第3,4図は夫々従来の端末機と
携帯形半導体記憶装置との接続態様を示すブロック図で
ある。 1……携帯形半導体記憶装置、2……制御部、3……デ
コーダ、4,5……半導体スイッチ、11……入出力バス、1
2……バス、13,13a,13b……信号線、14a,14b,14c……信
号線、15……信号線、16a,16b……信号線、22……制御
部、24a,24b,24c……信号線、25……信号線、26a,26b…
…信号線 なお、図中、同一符号は同一、又は相当部分を示す。FIG. 1 is a block diagram showing a connection mode between a terminal and a portable semiconductor memory device according to the present invention, FIG. 2 is a block diagram showing another embodiment of the present invention, and FIGS. It is a block diagram showing a connection mode between a terminal and a portable semiconductor memory device. 1 ... Portable semiconductor memory device, 2 ... Control unit, 3 ... Decoder, 4,5 ... Semiconductor switch, 11 ... Input / output bus, 1
2 ... bus, 13,13a, 13b ... signal line, 14a, 14b, 14c ... signal line, 15 ... signal line, 16a, 16b ... signal line, 22 ... control section, 24a, 24b, 24c …… Signal line, 25 …… Signal line, 26a, 26b…
Signal line In the drawings, the same reference numerals indicate the same or corresponding parts.
Claims (1)
装着部を有し、型式が異なる携帯形半導体記憶装置に対
応可能な端末機であって、 異なる作用の信号に共用される信号線と、携帯形半導体
記憶装置からのその型式を示す信号を識別すべく読み取
る手段と、 型式が異なる携帯形半導体記憶装置夫々に対応して前記
信号線を異なる端子に切替え接続する手段と を具備することを特徴とする携帯形半導体記憶装置用端
末機。1. A terminal having a single mounting portion to which a portable semiconductor memory device is to be mounted, which is compatible with portable semiconductor memory devices of different types, and which is a signal shared by different signals. A line, means for reading the signal indicating the type from the portable semiconductor memory device to identify it, and means for switching and connecting the signal line to different terminals corresponding to the portable semiconductor memory devices of different types. A terminal for a portable semiconductor memory device, which is characterized by:
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2078293A JP2548995B2 (en) | 1990-03-26 | 1990-03-26 | Terminal for portable semiconductor memory device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2078293A JP2548995B2 (en) | 1990-03-26 | 1990-03-26 | Terminal for portable semiconductor memory device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH03276382A JPH03276382A (en) | 1991-12-06 |
JP2548995B2 true JP2548995B2 (en) | 1996-10-30 |
Family
ID=13657888
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2078293A Expired - Lifetime JP2548995B2 (en) | 1990-03-26 | 1990-03-26 | Terminal for portable semiconductor memory device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2548995B2 (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05210769A (en) * | 1992-01-30 | 1993-08-20 | Oki Electric Ind Co Ltd | Ic card reader/writer |
US6438638B1 (en) | 2000-07-06 | 2002-08-20 | Onspec Electronic, Inc. | Flashtoaster for reading several types of flash-memory cards with or without a PC |
JP4526836B2 (en) * | 2003-03-31 | 2010-08-18 | 株式会社リコー | Card recognition system and new card recognition method |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2585683B2 (en) * | 1988-02-10 | 1997-02-26 | 富士写真フイルム株式会社 | IC card and device using IC card |
JPH01237785A (en) * | 1988-03-18 | 1989-09-22 | Canon Inc | Electronic equipment |
JPH01276253A (en) * | 1988-04-27 | 1989-11-06 | Seiko Epson Corp | Memory card and its system |
-
1990
- 1990-03-26 JP JP2078293A patent/JP2548995B2/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPH03276382A (en) | 1991-12-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6088755A (en) | External storage apparatus which can be connected to a plurality of electronic devices having different types of built-in interface without using a conversion adapter | |
RU2009539C1 (en) | Extension board for computer system | |
US6925510B2 (en) | Peripheral or memory device having a combined ISA bus and LPC bus | |
GB2345170A (en) | Memory transactions on a low pin count bus | |
JPH029367B2 (en) | ||
JP2005032244A (en) | Method and apparatus for automatic reset of a USB smart card device in mute mode | |
JP2548995B2 (en) | Terminal for portable semiconductor memory device | |
US6799238B2 (en) | Bus speed controller using switches | |
WO1999021127A1 (en) | Card-shaped medium and pc card | |
US20100140354A1 (en) | Debug device sharing a memory card slot with a card reader | |
JPH0567028A (en) | Information processor | |
JPH10320510A (en) | Hybrid type ic card | |
US5786885A (en) | Image processing system | |
JP2517540Y2 (en) | IC card | |
KR960008250Y1 (en) | Data input / output control circuit of controller | |
JPH1011357A (en) | Data writing device | |
JP2888062B2 (en) | Information processing device | |
JPH09134232A (en) | Composite function-type pc card | |
KR19980047690A (en) | Automatic control circuit of plug and play system | |
JPH02230452A (en) | Detecting device for card loading state | |
JPH04167726A (en) | Equipment number setting method | |
JPH02112086A (en) | Read/write device for memory card | |
JPH06259369A (en) | Information processor | |
JPH09251395A (en) | System recognition system for duplex device | |
JPS5952333A (en) | System expansion method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A521 | Written amendment |
Effective date: 20040113 Free format text: JAPANESE INTERMEDIATE CODE: A523 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20040226 |
|
R150 | Certificate of patent (=grant) or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090305 Year of fee payment: 5 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Year of fee payment: 6 Free format text: PAYMENT UNTIL: 20100305 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100305 Year of fee payment: 6 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Year of fee payment: 7 Free format text: PAYMENT UNTIL: 20110305 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Year of fee payment: 7 Free format text: PAYMENT UNTIL: 20110305 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120305 Year of fee payment: 8 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130305 Year of fee payment: 9 |
|
EXPY | Cancellation because of completion of term |