[go: up one dir, main page]

JP2017212349A - Semiconductor device and manufacturing method thereof - Google Patents

Semiconductor device and manufacturing method thereof Download PDF

Info

Publication number
JP2017212349A
JP2017212349A JP2016104791A JP2016104791A JP2017212349A JP 2017212349 A JP2017212349 A JP 2017212349A JP 2016104791 A JP2016104791 A JP 2016104791A JP 2016104791 A JP2016104791 A JP 2016104791A JP 2017212349 A JP2017212349 A JP 2017212349A
Authority
JP
Japan
Prior art keywords
frame
electrode terminal
lead
die pad
tie bar
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2016104791A
Other languages
Japanese (ja)
Other versions
JP6673012B2 (en
Inventor
坂本　健
Takeshi Sakamoto
健 坂本
上田　哲也
Tetsuya Ueda
哲也 上田
慶太郎 市川
Keitaro Ichikawa
慶太郎 市川
佑毅 吉岡
Yuki Yoshioka
佑毅 吉岡
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP2016104791A priority Critical patent/JP6673012B2/en
Priority to US15/379,776 priority patent/US10074598B2/en
Priority to DE102017205116.7A priority patent/DE102017205116B4/en
Priority to KR1020170063825A priority patent/KR102011559B1/en
Priority to CN201710385329.8A priority patent/CN107437509B/en
Priority to CN202011244380.5A priority patent/CN112382576A/en
Publication of JP2017212349A publication Critical patent/JP2017212349A/en
Application granted granted Critical
Publication of JP6673012B2 publication Critical patent/JP6673012B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H01L23/49548—Cross section geometry
    • H01L23/49551—Cross section geometry characterised by bent parts
    • H01L23/49555—Cross section geometry characterised by bent parts the bent parts being the outer leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4853—Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565—Moulds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157—Partial encapsulation or coating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49517—Additional leads
    • H01L23/4952—Additional leads the additional leads being a bump or a wire
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49537—Plurality of lead frames mounted in one device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H01L23/49548—Cross section geometry
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H01L23/49562—Geometry of the lead-frame for individual devices of subclass H10D
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49575—Assemblies of semiconductor devices on lead frames
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49579—Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
    • H01L23/49586—Insulating layers on lead frames
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/43—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/46—Structure, shape, material or disposition of the wire connectors prior to the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of semiconductor or other solid state devices
    • H01L25/03—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H10D89/00
    • H01L25/0652—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H10D89/00 the devices being arranged next and on each other, i.e. mixed assemblies
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of semiconductor or other solid state devices
    • H01L25/03—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/07—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group subclass H10D
    • H01L25/072—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group subclass H10D the devices being arranged next to each other
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/4901—Structure
    • H01L2224/4903—Connectors having different sizes, e.g. different diameters
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49175—Parallel arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Geometry (AREA)
  • Ceramic Engineering (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

【課題】電極端子を半導体素子の上面に延在させた半導体装置において、単一のリードフレームから複数の半導体装置を一括して効率よく製造することを目的とする。【解決手段】ダイパッド２ｂとダイパッドの周囲に設けられた電極端子部２ａとを有し帯状に配列された複数の回路パターンと、タイバー２ｃと、枠部と、吊リード２ｄと、を有するリードフレーム２において、ダイパッドに半導体素子を接合し、複数の電極端子の端部と枠部との接続部分、リードフレームの配列方向の両端部における枠部とタイバー２ｃとの接続部分、各回路パターン間における枠部でタイバー２ｃとの接続部位から配列方向に延在する枠部の部位までの間の接続部分、をそれぞれ切断し、電極端子部２ａの端部を半導体素子の上面方向に延在せしめるように屈曲し、タイバー２ｃおよび電極端子部２ａでタイバー２ｃより上面に位置する部位を露出させつつリードフレームを一括して樹脂封止する。【選択図】図６An object of the present invention is to efficiently manufacture a plurality of semiconductor devices collectively from a single lead frame in a semiconductor device in which electrode terminals extend to the upper surface of a semiconductor element. A lead frame having a plurality of circuit patterns arranged in a strip shape having a die pad 2b and an electrode terminal portion 2a provided around the die pad, a tie bar 2c, a frame portion, and a suspension lead 2d. 2, a semiconductor element is bonded to the die pad, a connection portion between the end portions of the plurality of electrode terminals and the frame portion, a connection portion between the frame portion and the tie bar 2 c at both ends in the arrangement direction of the lead frame, and between each circuit pattern The frame portion is cut at each of the connection portions from the connection portion with the tie bar 2c to the portion of the frame portion extending in the arrangement direction so that the end portion of the electrode terminal portion 2a extends in the upper surface direction of the semiconductor element. The lead frame is collectively resin-sealed while exposing the portion located above the tie bar 2c with the tie bar 2c and the electrode terminal portion 2a. [Selection] Figure 6

Description

本発明は、半導体装置の製造方法に関し、特に電極端子を半導体素子の上面に延在するように配置する半導体装置の製造方法に関する。   The present invention relates to a method for manufacturing a semiconductor device, and more particularly to a method for manufacturing a semiconductor device in which an electrode terminal is disposed so as to extend on an upper surface of a semiconductor element.

近年、パワー半導体装置は、コスト低減やプリント基板への配置面積縮小のために装置の小型化に対する要求が高まっている。電極端子が半導体装置の側面（半導体素子の表面と平行方向）に延在している一般的な半導体装置では、プリント基板に配置する半導体素子数が増加すると配置面積が大きくなってしまう。そのため、電極端子が半導体装置の側面に延在するのではなく、半導体装置の上面（半導体素子の表面と垂直方向）に延在するように構成することで半導体装置を小型化し、また、プリント基板への配置面積を小さくできる半導体装置の製造方法が提案されている。   In recent years, power semiconductor devices have been increasingly demanded for downsizing the devices in order to reduce costs and to reduce the arrangement area on a printed circuit board. In a general semiconductor device in which electrode terminals extend on the side surface of the semiconductor device (in the direction parallel to the surface of the semiconductor element), the arrangement area increases as the number of semiconductor elements arranged on the printed circuit board increases. Therefore, the size of the semiconductor device can be reduced by configuring the electrode terminal not to extend to the side surface of the semiconductor device but to extend to the upper surface (perpendicular to the surface of the semiconductor element) of the semiconductor device. There has been proposed a method of manufacturing a semiconductor device capable of reducing the arrangement area.

特開２００２−３３４３３号公報JP 2002-33433 A

しかしながら、特許文献１に記載された半導体装置の製造方法では、電極端子を半導体素子の上面に延在させた半導体装置において、リードフォーミング工程から樹脂封止工程まで単一のリードフレームから複数の半導体装置を一括して製造することができず、生産効率が悪くなるといった問題点があった。   However, in the method of manufacturing a semiconductor device described in Patent Document 1, in a semiconductor device in which electrode terminals extend on the upper surface of a semiconductor element, a single lead frame to a plurality of semiconductors from a lead forming step to a resin sealing step There was a problem that the apparatus could not be manufactured in a lump and the production efficiency deteriorated.

本発明は上記した問題点を解決するためになされたものであり、電極端子を半導体素子の上面に延在させた半導体装置において、単一のリードフレームから複数の半導体装置を一括して効率よく製造する方法を提供することを目的とする。   The present invention has been made to solve the above-described problems, and in a semiconductor device in which electrode terminals are extended on the upper surface of a semiconductor element, a plurality of semiconductor devices can be efficiently integrated from a single lead frame. The object is to provide a method of manufacturing.

本発明に係る半導体装置の製造方法は、ダイパッドとダイパッドの周囲に設けられた電極端子部とを有し帯状に配列された複数の回路パターンと、電極端子部を構成する複数の電極端子の間を接続しつつ回路パターンの配列方向に延在するタイバーと、各回路パターン間に仕切り枠を有し複数の電極端子及びタイバーの両端部に接続され回路パターンを囲むように配置された枠部と、枠部とダイパッドとの間を回路パターンの配列方向に接続する吊リードと、を有するリードフレームにおいて、ダイパッドに半導体素子を接合するダイボンディング工程と、半導体素子と複数の電極端子とを金属ワイヤーによって電気的に接続するワイヤーボンディング工程と、複数の電極端子の端部と枠部との接続部分、回路パターンの配列方向の両端部における枠部とタイバーとの接続部分、回路パターン間における枠部でタイバーとの接続部位から回路パターンの配列方向に延在する枠部の部位までの間の接続部分、をそれぞれ切断し、電極端子部におけるタイバーとダイパッドとの間の部位を屈曲させてタイバーを含む電極端子部の端部を半導体素子の上面が向いている方向に延在せしめるリードフォーミング工程と、電極端子部でタイバーより半導体素子の上面が向いている方向に位置する部位およびタイバーが露出するようにリードフレームを樹脂封止する樹脂封止工程と、各回路パターン間をそれぞれ切断して個々の半導体装置へと分離するリードカット工程と、を備えることを特徴とする。   A method for manufacturing a semiconductor device according to the present invention includes a plurality of circuit patterns having a die pad and electrode terminal portions provided around the die pad and arranged in a strip shape, and a plurality of electrode terminals constituting the electrode terminal portion. A tie bar that extends in the arrangement direction of the circuit pattern while connecting the circuit pattern, and a frame portion that has a partition frame between the circuit patterns and is connected to both ends of the plurality of electrode terminals and the tie bar so as to surround the circuit pattern. A lead frame having a suspension lead for connecting the frame portion and the die pad in the arrangement direction of the circuit pattern, a die bonding step for joining the semiconductor element to the die pad, and a metal wire connecting the semiconductor element and the plurality of electrode terminals Wire bonding step for electrical connection, connection portions between the ends of the plurality of electrode terminals and the frame portion, both ends of the circuit pattern in the arrangement direction Cutting the connection part between the frame part and the tie bar, and the connection part between the connection part between the tie bar and the part of the frame part extending in the circuit pattern arrangement direction in the frame part between the circuit patterns. A lead forming process in which a portion between the tie bar and the die pad in the portion is bent so that the end portion of the electrode terminal portion including the tie bar extends in a direction in which the upper surface of the semiconductor element faces, and the semiconductor element from the tie bar in the electrode terminal portion A resin sealing process for resin-sealing the lead frame so that the portion and the tie bar located in the direction in which the top surface of the lead is exposed, and lead cutting for cutting each circuit pattern and separating it into individual semiconductor devices And a process.

本発明に係る半導体装置の製造方法によれば、電極端子を半導体素子の上面に延在させた半導体装置を、リードフォーミング工程から樹脂封止工程まで単一のリードフレームから複数の半導体装置を一括して製造するため、生産効率を向上できる。   According to the method for manufacturing a semiconductor device according to the present invention, a semiconductor device in which electrode terminals are extended on the upper surface of a semiconductor element is batched from a single lead frame to a plurality of semiconductor devices from a lead forming step to a resin sealing step. Production efficiency can be improved.

実施の形態１に係る半導体装置の製造方法で製造された半導体装置を示す平面図である。1 is a plan view showing a semiconductor device manufactured by a method for manufacturing a semiconductor device according to a first embodiment. 実施の形態１に係る図１の半導体装置におけるＡ−Ａ’線の断面図である。FIG. 2 is a cross-sectional view taken along line A-A ′ in the semiconductor device of FIG. 1 according to the first embodiment. 実施の形態１に係る半導体装置の製造方法のフローチャートである。3 is a flowchart of a method for manufacturing a semiconductor device according to the first embodiment. 実施の形態１に係る半導体装置の製造方法で製造された半導体装置におけるリードフレームの平面図である。4 is a plan view of a lead frame in the semiconductor device manufactured by the method for manufacturing a semiconductor device according to the first embodiment. FIG. 実施の形態１に係る半導体装置の製造方法で製造された半導体装置におけるフレーム枠を示すリードフレームの平面図である。4 is a plan view of a lead frame showing a frame frame in the semiconductor device manufactured by the method of manufacturing a semiconductor device according to the first embodiment. FIG. 実施の形態１に係る半導体装置の製造方法におけるワイヤーボンディング工程後の半導体装置の構成を示す平面図である。4 is a plan view showing the configuration of the semiconductor device after a wire bonding step in the method for manufacturing a semiconductor device according to the first embodiment. FIG. 実施の形態１に係る半導体装置の製造方法におけるフレーム枠切り離し後の半導体装置の構成を示す平面図である。FIG. 6 is a plan view showing the configuration of the semiconductor device after the frame frame is cut off in the method for manufacturing a semiconductor device according to the first embodiment. 実施の形態１に係る半導体装置の製造方法におけるリードフォーミング工程後の半導体装置の構成を示す平面図である。FIG. 6 is a plan view showing the configuration of the semiconductor device after a lead forming step in the method for manufacturing a semiconductor device according to the first embodiment. 実施の形態１に係る図８の半導体装置におけるL−L’線の断面図である。FIG. 9 is a cross-sectional view taken along line L-L ′ in the semiconductor device of FIG. 8 according to the first embodiment. 実施の形態１に係る半導体装置の製造方法における樹脂封止金型の構成を示す断面図である。FIG. 3 is a cross-sectional view showing a configuration of a resin sealing mold in the method for manufacturing a semiconductor device according to the first embodiment. 実施の形態１に係る半導体装置の製造方法における樹脂封止工程での可動クランプの構成を示す斜視図（ａ）と平面図（ｂ）と樹脂封止金型のクランプ位置（ｃ）を示す図である。The perspective view (a) which shows the structure of the movable clamp in the resin sealing process in the manufacturing method of the semiconductor device which concerns on Embodiment 1, the top view (b), and the figure which shows the clamp position (c) of a resin sealing metal mold | die It is.

実施の形態１．
実施の形態１における半導体装置の製造方法について説明する。図１は、実施の形態１の半導体装置の製造方法で製造された半導体装置を示す平面図である。半導体装置１００は、半導体素子１ａ、１ｂ、１ｃ、１ｄがリードフレーム２上に、はんだあるいは金属ワイヤー３等で電気的に接続され、樹脂４により封止されることで構成される。半導体素子は、例えば、ＩＧＢＴ、ダイオード、ＭＯＳＦＥＴ等が一例として挙げられる。 Embodiment 1 FIG.
A method for manufacturing the semiconductor device in the first embodiment will be described. 1 is a plan view showing a semiconductor device manufactured by the method of manufacturing a semiconductor device of the first embodiment. The semiconductor device 100 is configured by electrically connecting semiconductor elements 1 a, 1 b, 1 c, and 1 d onto the lead frame 2 with solder or metal wires 3 and sealing with a resin 4. Examples of the semiconductor element include an IGBT, a diode, and a MOSFET.

図１に示す回路においては、ＩＧＢＴ１ａとダイオード１ｂが並列回路を構成し、ＩＧＢＴ１ｃとダイオード１ｄとが並列回路を構成し、両者が電気的に直列接続してインバーター回路を構成する。電極端子は主端子１１、１２、１３と制御端子１４、１５とで構成され、電流経路として機能する。主端子１１は、ＩＧＢＴ１ａのコレクタ電極及びダイオード１ｂのアノード電極と電気的に接続されている。ＩＧＢＴ１ａのエミッタ電極とダイオード１ｂのカソード電極とは、ワイヤーボンディングによって電気的に接続されている。また、制御端子１４とＩＧＢＴ１ａのゲート電極（図示せず）とは、ワイヤーボンディングによって電気的に接続されている。さらに、ＩＧＢＴ１ａのエミッタ電極と主端子１２とは、ワイヤーボンディングによって電気的に接続されている。主端子１２は、ＩＧＢＴ１ｃのコレクタ電極及びダイオード１ｄのアノード電極と電気的に接続されており、ＩＧＢＴ１ｃのエミッタ電極とダイオード１ｄのカソード電極とは、ワイヤーボンディングによって電気的に接続されている。また、制御端子１５がＩＧＢＴ１ｃのゲート電極（図示せず）とワイヤーボンディングによって電気的に接続されている。さらに、ダイオード１ｄのカソード電極は主端子１３とワイヤーボンディングによって電気的に接続されている。なお、半導体素子の個数は４個に限定されるものではなく、任意の数を使用してもよい。   In the circuit shown in FIG. 1, the IGBT 1a and the diode 1b constitute a parallel circuit, the IGBT 1c and the diode 1d constitute a parallel circuit, and both are electrically connected in series to constitute an inverter circuit. The electrode terminal is composed of main terminals 11, 12, 13 and control terminals 14, 15, and functions as a current path. The main terminal 11 is electrically connected to the collector electrode of the IGBT 1a and the anode electrode of the diode 1b. The emitter electrode of the IGBT 1a and the cathode electrode of the diode 1b are electrically connected by wire bonding. The control terminal 14 and the gate electrode (not shown) of the IGBT 1a are electrically connected by wire bonding. Further, the emitter electrode of the IGBT 1a and the main terminal 12 are electrically connected by wire bonding. The main terminal 12 is electrically connected to the collector electrode of the IGBT 1c and the anode electrode of the diode 1d, and the emitter electrode of the IGBT 1c and the cathode electrode of the diode 1d are electrically connected by wire bonding. The control terminal 15 is electrically connected to the gate electrode (not shown) of the IGBT 1c by wire bonding. Furthermore, the cathode electrode of the diode 1d is electrically connected to the main terminal 13 by wire bonding. The number of semiconductor elements is not limited to four, and any number may be used.

図２は、図１の半導体装置におけるＡ−Ａ’線の断面図である。リードフレームの電極端子部２ａが半導体装置の上面（半導体素子の表面と垂直方向）に延在するように配置されており、樹脂４の外部へ露出している。このような構成では、半導体装置の側面方向に電極端子が突出していない分、半導体装置を小型化することが可能となる。さらに、かかる半導体装置を外部基板へ配置する際には配置面積を小さくできる効果がある。以下、半導体装置１００の製造方法について説明する。   FIG. 2 is a cross-sectional view taken along line A-A ′ in the semiconductor device of FIG. 1. The electrode terminal portion 2a of the lead frame is disposed so as to extend on the upper surface (perpendicular to the surface of the semiconductor element) of the semiconductor device, and is exposed to the outside of the resin 4. In such a configuration, the semiconductor device can be reduced in size because the electrode terminal does not protrude in the side surface direction of the semiconductor device. Further, when the semiconductor device is arranged on the external substrate, there is an effect that the arrangement area can be reduced. Hereinafter, a method for manufacturing the semiconductor device 100 will be described.

図３は実施の形態１の半導体装置の製造方法のフローチャート、図４及び図５は実施の形態１に係る半導体装置の製造方法に使用されるリードフレームの平面図であり、図４では半導体装置の電極端子部となるべき部位、図５では、フレーム枠の部位をそれぞれ破線で示している。
図４及び図５に基づき、リードフレームについて説明する。リードフレーム２は、個々の半導体装置に対応した回路パターンが、個々の電極端子が延在する方向が側面となるように一列に並ぶ、つまり、複数の回路パターンが帯状に連なるように配列される。配列方向に対する側面部分は、後述するリードフォーミング工程において、折り曲げられる部位に対応する。リードフレーム２の材質としては、例えば銅が挙げられるが、他の導電性に優れた金属材料でも良い。 FIG. 3 is a flowchart of the semiconductor device manufacturing method according to the first embodiment. FIGS. 4 and 5 are plan views of lead frames used in the semiconductor device manufacturing method according to the first embodiment. In FIG. 5, the part of the frame frame is indicated by a broken line.
The lead frame will be described with reference to FIGS. In the lead frame 2, circuit patterns corresponding to individual semiconductor devices are arranged in a line so that the direction in which each electrode terminal extends is a side surface, that is, a plurality of circuit patterns are arranged in a strip shape. . The side surface portion with respect to the arrangement direction corresponds to a portion to be bent in a lead forming process described later. Examples of the material of the lead frame 2 include copper, but other metal materials having excellent conductivity may be used.

リードフレーム２における構成要素として、個々の半導体装置に対応する回路パターンの電極端子部２ａとダイパッド部２ｂと、タイバー２ｃと、吊リード２ｄと、フレーム枠２eと、仕切り枠２ｆとを一体に備える。なお、フレーム枠２eと、仕切り枠２ｆとを総称して枠部と呼ぶ。電極端子部２aは、図１で説明した主端子１１、１２、１３と制御端子１４、１５とに対応する部位であり、複数の電極端子で構成される。
一方、ダイパッド部２ｂは半導体素子をリードフレームに搭載する際の搭載部分である。タイバー２ｃは、電極端子部２aにおいて、隣り合う二つの各電極端子の間に配設され、各電極端子を繋いでいる。すなわち、各電極端子部２ａと枠部とが、個々の電極端子が延在する方向に対して直角をなす方向に延在する各タイバー２ｃによってそれぞれ繋がれている。また、リードフレーム２の各半導体装置に対応する各タイバー２ｃは、リードフレーム全体としてみた場合、配列方向に、直線状となるようにそれぞれ配置されている。
なお、図５のフレーム枠２eとは、二つの破線の間で囲まれている範囲を指し、複数の半導体装置をリードフレーム単位で搬送する際に利用する部位である。ここでは、フレーム枠２eを明示するために、図４ではなく、図５中に破線で示している。さらに、フレーム枠２eで囲まれる領域は、仕切り枠２ｆにより各半導体装置に対応する個々の回路パターン領域に分けられている。配列方向において、仕切り枠２ｆはタイバー２ｃと交差して連結される。吊リード２ｄは、枠部（フレーム枠２e及び仕切り枠２ｆ）とダイパッド２ｂとの間に設けられ、リードフレーム単位で製造される各工程において、仕切り枠２ｆおよびタイバー２ｃと共働しつつ、ダイパッド部２ｂを支える機能を果している。 As constituent elements in the lead frame 2, an electrode terminal portion 2a, a die pad portion 2b, a tie bar 2c, a suspension lead 2d, a frame frame 2e, and a partition frame 2f of a circuit pattern corresponding to each semiconductor device are integrally provided. . The frame frame 2e and the partition frame 2f are collectively referred to as a frame portion. The electrode terminal portion 2a is a portion corresponding to the main terminals 11, 12, 13 and the control terminals 14, 15 described with reference to FIG. 1, and includes a plurality of electrode terminals.
On the other hand, the die pad portion 2b is a mounting portion when the semiconductor element is mounted on the lead frame. The tie bar 2c is disposed between two adjacent electrode terminals in the electrode terminal portion 2a, and connects the electrode terminals. That is, each electrode terminal portion 2a and the frame portion are connected to each other by each tie bar 2c extending in a direction perpendicular to the direction in which each electrode terminal extends. Further, each tie bar 2c corresponding to each semiconductor device of the lead frame 2 is arranged so as to be linear in the arrangement direction when viewed as the whole lead frame.
Note that the frame frame 2e in FIG. 5 indicates a range surrounded by two broken lines, and is a part used when a plurality of semiconductor devices are transported in units of lead frames. Here, in order to clearly show the frame 2e, it is indicated by a broken line in FIG. 5 instead of FIG. Further, the region surrounded by the frame 2e is divided into individual circuit pattern regions corresponding to the respective semiconductor devices by a partition frame 2f. In the arrangement direction, the partition frame 2f is connected to intersect with the tie bar 2c. The suspension lead 2d is provided between the frame portion (the frame frame 2e and the partition frame 2f) and the die pad 2b, and cooperates with the partition frame 2f and the tie bar 2c in each process manufactured in a lead frame unit. It functions to support the part 2b.

次に、図３の各工程について説明する。まず、ダイボンディング工程において、半導体素子１ａ，１ｂ，１ｃ，１ｄを、ダイパッド部２ｂに、はんだによって接合する。次いで、ワイヤーボンディング工程において、半導体素子１ａ，１ｂ，１ｃ，１ｄの表面側の電極（図示せず）と電極端子部２a、並びに、半導体素子１aの電極と半導体素子１ｂの表面との電極間、及び、半導体素子１ｃの電極と半導体素子１ｄの表面との電極間を、それぞれ、金属ワイヤー３により電気的に接続する。   Next, each step of FIG. 3 will be described. First, in the die bonding step, the semiconductor elements 1a, 1b, 1c, and 1d are joined to the die pad portion 2b by solder. Next, in the wire bonding step, electrodes (not shown) on the surface side of the semiconductor elements 1a, 1b, 1c, and 1d and the electrode terminal portion 2a, and between the electrodes of the electrodes of the semiconductor element 1a and the semiconductor element 1b, The electrodes of the semiconductor element 1c and the surface of the semiconductor element 1d are electrically connected by the metal wire 3, respectively.

次いで、リードフォーミング工程について説明する。図６はワイヤーボンディング工程後の半導体装置の構成を示す平面図、図７はリードフォーミング工程におけるフレーム枠切り離し後の半導体装置の構成を示す平面図、図８はリードフォーミング工程後の半導体装置の構成を示す平面図、図９は図８の半導体装置におけるL−L’線の断面図である。   Next, the lead forming process will be described. 6 is a plan view showing the configuration of the semiconductor device after the wire bonding step, FIG. 7 is a plan view showing the configuration of the semiconductor device after the frame frame is cut off in the lead forming step, and FIG. 8 is a configuration of the semiconductor device after the lead forming step. FIG. 9 is a sectional view taken along line LL ′ in the semiconductor device of FIG.

リードフォーミング工程では、電極端子部２aを屈曲させるが、屈曲させる前段階として、リードフレーム２のフレーム枠２eから、電極端子部２a、タイバー２ｃ、及び仕切り枠２ｆをそれぞれ切り離す。
フレーム枠２eから、電極端子部２a、タイバー２ｃ、及び仕切り枠２ｆを切り離す位置は、Ｄ−Ｄ’線、Ｅ−Ｅ’線、Ｆ−Ｆ’線、Ｇ−Ｇ’線、Ｈ−Ｈ’線、I−I’線であり、これらの線に沿ってリードフレームを切断する。なお、切断方法はパンチング等により行う。吊リード２ｄが、仕切り枠２ｆおよびタイバー２ｃと共働しつつフレーム枠からダイパッド部２ｂに繋がることによって、ダイパッド部２ｂを支えている。したがって、上記の切り離し位置で切断する際に、電極端子部２aあるいはダイパッド部２ｂが切断によりリードフレームから落下することを防止できる。 In the lead forming step, the electrode terminal portion 2a is bent. As a step before bending, the electrode terminal portion 2a, the tie bar 2c, and the partition frame 2f are separated from the frame frame 2e of the lead frame 2, respectively.
The positions where the electrode terminal portion 2a, the tie bar 2c, and the partition frame 2f are separated from the frame frame 2e are the DD ′ line, the EE ′ line, the FF ′ line, the GG ′ line, and the HH ′ line. The line is taken along the line II ′, and the lead frame is cut along these lines. The cutting method is performed by punching or the like. The suspension lead 2d supports the die pad portion 2b by connecting from the frame frame to the die pad portion 2b while cooperating with the partition frame 2f and the tie bar 2c. Therefore, it is possible to prevent the electrode terminal portion 2a or the die pad portion 2b from dropping from the lead frame due to the cutting when the cutting is performed at the above-described separation position.

かかるリードフレーム構成の採用により、電極端子部２aあるいはダイパッド部２ｂが変形することをも抑制でき、フレーム枠２eを屈曲させることなく電極端子部２aを屈曲できる。なお、吊リード２ｄの厚みを厚く、吊リードの幅を一定の範囲内の幅とすることで、ダイパッド部２ｂをより一層強固に支えることができる。吊リード２ｄの厚みは０．４〜０．７ｍｍ、幅は１０〜２０ｍｍで構成することが好ましい。さらに、図９に示すように、吊リード２ｄに、配列方向と直交する方向に平行な段差を設けることでダイパッド部２ｂをより一層強固に支えることができる。段差の曲率半径Ｒは０．３ｍｍ以上が好ましい。   By adopting such a lead frame configuration, the electrode terminal portion 2a or the die pad portion 2b can be prevented from being deformed, and the electrode terminal portion 2a can be bent without bending the frame frame 2e. Note that the die pad portion 2b can be supported more firmly by increasing the thickness of the suspension lead 2d and setting the width of the suspension lead within a certain range. The suspension lead 2d preferably has a thickness of 0.4 to 0.7 mm and a width of 10 to 20 mm. Furthermore, as shown in FIG. 9, the die pad portion 2b can be supported more firmly by providing the suspension lead 2d with a step parallel to the direction orthogonal to the arrangement direction. The curvature radius R of the step is preferably 0.3 mm or more.

フレーム枠２eから電極端子部２aとタイバー２ｃと各回路パターン間の仕切り枠２ｆとを切り離した後、電極端子部２aを、半導体素子の上面に延在する方向になるように屈曲する。屈曲位置は、図７中のＪ−Ｊ’線、および、Ｋ−Ｋ’線である。図２のように半導体装置が完成した際に、電極端子が樹脂外部に突出する位置になるように屈曲させる。
電極端子部２aは、タイバー２ｃよりも内側（半導体素子側）で、かつ、金属ワイヤーと電極端子部２aとの接続位置よりも外側の範囲内で屈曲させる。電極端子部２aの屈曲後は、図９のように電極端子部２aが半導体素子の上面に延在する。なお、電極端子部２aの屈曲方法としては、ローラー曲げまたはカム曲げのいずれを使用してもよい。 After the electrode terminal portion 2a, the tie bar 2c, and the partition frame 2f between the circuit patterns are separated from the frame frame 2e, the electrode terminal portion 2a is bent so as to extend in the upper surface of the semiconductor element. The bending positions are the JJ ′ line and the KK ′ line in FIG. When the semiconductor device is completed as shown in FIG. 2, the electrode terminals are bent so that they protrude to the outside of the resin.
The electrode terminal portion 2a is bent on the inner side (semiconductor element side) of the tie bar 2c and in the outer region of the connection position between the metal wire and the electrode terminal portion 2a. After the electrode terminal portion 2a is bent, the electrode terminal portion 2a extends to the upper surface of the semiconductor element as shown in FIG. In addition, as a bending method of the electrode terminal portion 2a, either roller bending or cam bending may be used.

一方、フレーム枠２eは屈曲させないため、フレーム枠２e部分をハンドリング領域として使用できる結果、複数の半導体装置をリードフレーム一体の状態で容易に搬送できる。つまり、リードフレーム２を搬送する際には、フレーム枠を掴む、押す、引くなどの動作により搬送する。さらに、フレーム枠２eに位置決め用の窪みあるいは孔を設けることで（図示せず）、リードフレーム搬送時の位置決め精度を高めることが可能となり、各工程において搬送先の位置の再調整が容易となる結果、円滑に加工を行うことができる。   On the other hand, since the frame 2e is not bent, the portion of the frame 2e can be used as a handling area. As a result, a plurality of semiconductor devices can be easily transported in an integrated state with the lead frame. That is, when the lead frame 2 is transported, it is transported by operations such as gripping, pushing, and pulling the frame. Further, by providing a positioning recess or hole in the frame 2e (not shown), it is possible to increase the positioning accuracy during lead frame transport, and it is easy to readjust the transport destination position in each step. As a result, processing can be performed smoothly.

次いで、樹脂封止工程について説明する。図１０は、本実施の形態１に係る半導体装置の製造方法中の樹脂封止工程に用いられる樹脂封止金型の構成を示す断面図である。図１０の樹脂封止金型は、上型定盤２０に設けられた上金型２１と、下型定盤３０に設けられた下金型３１とを、上下一対の金型として備えている。上金型２１及び下金型３１の一部である上金型キャビティブロック２２の上金型パーティング面２２ａと下金型キャビティブロック３２の下金型パーティング面３２aとが合わせられることで、金型内部空間（２２ｂと３２ｂとにより形成される空間）が形成される。そして、当該金型内部空間に、電極端子部２ａの先端部とタイバー２ｃと仕切り枠２ｆの先端部以外の残りの部分とが収納される。上記収納作業と並行して、金型内部空間と連通した端子孔２２ｃに電極端子部２ａの先端部とタイバー２ｃと仕切り枠２ｆの先端部とが配置（挿入）される。フレーム枠２ｄと電極端子部２aとは、該金型内部空間と一致するようにリードフォーミング工程時に切り分けていることから、電極端子を半導体素子の上面に延在するように構成された複数の半導体装置をフレーム枠で繋がった状態で一括して樹脂封止できる。   Next, the resin sealing process will be described. FIG. 10 is a cross-sectional view showing a configuration of a resin sealing mold used in a resin sealing step in the method for manufacturing a semiconductor device according to the first embodiment. 10 includes an upper mold 21 provided on the upper mold surface plate 20 and a lower mold 31 provided on the lower mold surface plate 30 as a pair of upper and lower molds. . The upper mold parting surface 22a of the upper mold cavity block 22 which is a part of the upper mold 21 and the lower mold 31 and the lower mold parting surface 32a of the lower mold cavity block 32 are matched. A mold internal space (a space formed by 22b and 32b) is formed. And the remaining part other than the front-end | tip part of the electrode terminal part 2a, the tie bar 2c, and the partition frame 2f is accommodated in the said metal mold | die internal space. In parallel with the storing operation, the tip end portion of the electrode terminal portion 2a, the tie bar 2c, and the tip end portion of the partition frame 2f are arranged (inserted) in the terminal hole 22c communicating with the inner space of the mold. Since the frame frame 2d and the electrode terminal portion 2a are separated during the lead forming process so as to coincide with the inner space of the mold, a plurality of semiconductors configured to extend the electrode terminals to the upper surface of the semiconductor element. Resin sealing can be performed in a lump with the devices connected by a frame.

図１１は、樹脂封止工程における可動クランプの構成を示す斜視図（ａ）と平面図（ｂ）と樹脂封止金型でのクランプ位置を示す図（ｃ）である。金型上面２３は樹脂封止金型の上面を示しており、端子孔２２ｃを備えている。端子孔２２ｃを通して樹脂封止金型の外部へ突出している電極端子部２aの先端部とタイバー２ｃと仕切り枠２ｆとを、可動クランプ４０でタイバー２ｃ、並びに、その周辺部分の表面及び裏面を挟み込み、可動クランプ４０の少なくとも一部を端子孔２２ｃに嵌合することで電極端子部２ａの一端側の空間と他端側（先端部側）の空間とを実質的に遮断した状態にする。
挟み込み後、電極端子部２ａの一端側から液状の樹脂を注入する。可動クランプを利用した製造方法によれば、液状の樹脂が、電極端子部２ａの他端側に流出するのを抑制することが可能となる。つまり、電極端子部２ａの他端（先端部）が、トランスファーモールド樹脂となる液状の樹脂に付着したり埋没したりすることをタイバー２ｃなどによって抑制することが可能となる。 FIG. 11 is a perspective view (a), a plan view (b) showing the configuration of the movable clamp in the resin sealing step, and a diagram (c) showing the clamp position in the resin sealing mold. The mold upper surface 23 shows the upper surface of the resin-sealed mold and is provided with a terminal hole 22c. The tip of the electrode terminal portion 2a protruding outside the resin-sealed mold through the terminal hole 22c, the tie bar 2c, and the partition frame 2f are sandwiched between the tie bar 2c by the movable clamp 40 and the front and back surfaces of the peripheral portion. By fitting at least a part of the movable clamp 40 into the terminal hole 22c, the space on one end side and the space on the other end side (tip end side) of the electrode terminal portion 2a are substantially blocked.
After the sandwiching, a liquid resin is injected from one end side of the electrode terminal portion 2a. According to the manufacturing method using the movable clamp, it is possible to suppress the liquid resin from flowing out to the other end side of the electrode terminal portion 2a. That is, it is possible to suppress the other end (tip portion) of the electrode terminal portion 2a from adhering to or burying in the liquid resin serving as the transfer mold resin by the tie bar 2c or the like.

液状の樹脂を注入する際は、樹脂注入口であるゲート（図示せず）から金型内部空間に、トランスファーモールド樹脂（図１）となる液状の樹脂を注入する。注入する樹脂としては、例えばエポキシ樹脂などの熱硬化性樹脂が適用される。なお、ダイパッド部２bの下に樹脂が注入されるフルモールド構造に限らず、ダイパッド部２ｂの下に絶縁シートや絶縁基板を設け、さらにその下にヒートシンクを金型内部空間に設けてから樹脂封止してもよい。   When injecting a liquid resin, a liquid resin to be a transfer mold resin (FIG. 1) is injected into a mold internal space from a gate (not shown) which is a resin injection port. As the resin to be injected, for example, a thermosetting resin such as an epoxy resin is applied. In addition to the full mold structure in which the resin is injected under the die pad portion 2b, an insulating sheet or an insulating substrate is provided under the die pad portion 2b, and a heat sink is further provided thereunder in the mold internal space, and then the resin sealing is performed. You may stop.

上型定盤２０及び下型定盤３０にはヒータ（図示せず）が埋め込まれており、このヒータによって上金型２１及び下金型３１が昇温される。金型内部空間に注入された樹脂は、加圧された後、上金型２１及び下金型３１からの熱量によって硬化されることによって、トランスファーモールド樹脂となり、樹脂封止工程が完了する。
なお、樹脂封止工程では、ダイパッド部２bを支える吊リード２ｄを設けることによって、樹脂注入中における樹脂の圧力によるダイパッド部の浮き沈みを抑制することができる。 A heater (not shown) is embedded in the upper mold surface plate 20 and the lower mold surface plate 30, and the upper mold 21 and the lower mold 31 are heated by the heater. The resin injected into the mold internal space is pressurized and then cured by the amount of heat from the upper mold 21 and the lower mold 31, thereby becoming a transfer mold resin, and the resin sealing process is completed.
In the resin sealing process, by providing the suspension leads 2d that support the die pad portion 2b, the die pad portion can be prevented from rising and sinking due to the pressure of the resin during resin injection.

樹脂封止工程後のリードカット工程では、タイバー２ｃと、仕切り枠２ｆと、吊リード２ｄ等がパンチングによりカットされる。かかるカットにより、複数の電極端子２ａが各電極端子間で電気的に独立し、また、電極端子が半導体素子の上面に延在するように構成された複数の半導体装置は、個々の半導体装置に分離されて、図２に示した半導体装置が完成する。
なお、吊リード２ｄをカットする際に、半導体装置１００を構成する樹脂４から吊リード２ｄを引き抜いてもよい。吊リード２ｄが樹脂内部から引き抜かれてカットされるため、電極端子の先端部から吊リードまでの絶縁距離を長くすることができる。 In the lead cutting process after the resin sealing process, the tie bar 2c, the partition frame 2f, the suspension lead 2d, and the like are cut by punching. By such a cut, the plurality of electrode terminals 2a are electrically independent between the electrode terminals, and the plurality of semiconductor devices configured such that the electrode terminals extend to the upper surface of the semiconductor element are By separation, the semiconductor device shown in FIG. 2 is completed.
Note that when the suspension lead 2 d is cut, the suspension lead 2 d may be pulled out from the resin 4 constituting the semiconductor device 100. Since the suspension lead 2d is pulled out from the resin and cut, the insulation distance from the tip of the electrode terminal to the suspension lead can be increased.

実施の形態１の半導体装置の製造方法によれば、ダイパッド部を支える吊リードをリードフレ−ムに設けることで、電極端子部をフレーム枠から選択的に切り離し、切り離した電極端子部を半導体素子の上面方向に延在するように屈曲させることで、ダイボンド工程から樹脂封止工程まで、特に、リードフォーミング工程から樹脂封止工程まで、単一のリードフレームを用いて電極端子が半導体素子の上面方向に延在するように構成された複数の半導体装置を一括して製造可能となる。また、上記各工程においてフレーム枠を利用することで簡便に搬送できるため、生産効率を向上できるという効果を奏する。   According to the manufacturing method of the semiconductor device of the first embodiment, by providing the lead frame with the suspension leads that support the die pad portion, the electrode terminal portion is selectively separated from the frame frame, and the separated electrode terminal portion is removed from the semiconductor element. By bending so as to extend in the upper surface direction, from the die bonding process to the resin sealing process, in particular, from the lead forming process to the resin sealing process, the electrode terminals are arranged in the upper surface direction of the semiconductor element using a single lead frame. It is possible to manufacture a plurality of semiconductor devices configured to extend in a lump. Moreover, since it can convey simply by utilizing a frame in each said process, there exists an effect that production efficiency can be improved.

なお、本発明は、その発明の範囲内において、各実施の形態及び変形例を自由に組み合わせ、各実施の形態を適宜、変形、省略することが可能である。   Note that the present invention can be freely combined with each embodiment and modification within the scope of the invention, and each embodiment can be appropriately modified and omitted.

１００ 半導体装置、１ａ， １ｂ， １ｃ， １ｄ 半導体素子、２ リードフレーム、２ａ 複数の電極端子（電極端子部）、２ｂ ダイパッド部、２ｃ タイバー、２ｄ 吊リード、２e フレーム枠、２ｆ 仕切り枠、３ 金属ワイヤー、４ 樹脂、１１、１２、１３ 主端子、１４、１５ 制御端子、２０ 上型定盤、２１ 上金型、２２ 上金型キャビティブロック、２２ａ 上金型パーティング面、２２ｃ端子孔、２３ 金型上面、３０ 下型定盤、３１ 下金型、３２ 下金型キャビティブロック、３２ａ 下金型パーティング面、４０ 可動クランプ   DESCRIPTION OF SYMBOLS 100 Semiconductor device, 1a, 1b, 1c, 1d Semiconductor element, 2 Lead frame, 2a Multiple electrode terminal (electrode terminal part), 2b Die pad part, 2c Tie bar, 2d Hanging lead, 2e Frame frame, 2f Partition frame, 3 Metal Wire, 4 Resin, 11, 12, 13 Main terminal, 14, 15 Control terminal, 20 Upper mold surface plate, 21 Upper mold, 22 Upper mold cavity block, 22a Upper mold parting surface, 22c Terminal hole, 23 Upper surface of mold, 30 Lower mold surface plate, 31 Lower mold, 32 Lower mold cavity block, 32a Lower mold parting surface, 40 Movable clamp

Claims (6)

ダイパッドと前記ダイパッドの周囲に設けられた電極端子部とを有し帯状に配列された複数の回路パターンと、前記電極端子部を構成する複数の電極端子の間を接続しつつ前記回路パターンの配列方向に延在するタイバーと、前記各回路パターン間に仕切り枠を有し前記複数の電極端子及び前記タイバーの両端部に接続され前記回路パターンを囲むように配置された枠部と、前記枠部と前記ダイパッドとの間を前記回路パターンの配列方向に接続する吊リードと、を有するリードフレームにおいて、前記ダイパッドに半導体素子を接合するダイボンディング工程と、
前記半導体素子と前記複数の電極端子とを金属ワイヤーによって電気的に接続するワイヤーボンディング工程と、
前記複数の電極端子の端部と前記枠部との接続部分、前記回路パターンの配列方向の両端部における前記枠部と前記タイバーとの接続部分、前記回路パターン間における前記枠部で前記タイバーとの接続部位から前記回路パターンの配列方向に延在する前記枠部の部位までの間の接続部分、をそれぞれ切断し、前記電極端子部における前記タイバーと前記ダイパッドとの間の部位を屈曲させて前記タイバーを含む前記電極端子部の端部を前記半導体素子の上面が向いている方向に延在せしめるリードフォーミング工程と、
前記電極端子部で前記タイバーより前記半導体素子の上面が向いている方向に位置する部位および前記タイバーが露出するように前記リードフレームを樹脂封止する樹脂封止工程と、
前記各回路パターン間をそれぞれ切断して個々の半導体装置へと分離するリードカット工程と、
を備える半導体装置の製造方法。 A plurality of circuit patterns arranged in a strip shape having a die pad and electrode terminal portions provided around the die pad, and an array of the circuit patterns while connecting a plurality of electrode terminals constituting the electrode terminal portion A tie bar extending in a direction; a frame portion having a partition frame between the circuit patterns; the frame portions connected to both ends of the plurality of electrode terminals and the tie bar and arranged to surround the circuit pattern; and the frame portion And a lead frame having a suspension lead connecting between the die pad and the die pad in the arrangement direction of the circuit pattern, a die bonding step of bonding a semiconductor element to the die pad,
A wire bonding step of electrically connecting the semiconductor element and the plurality of electrode terminals by a metal wire;
The connection portion between the end portions of the plurality of electrode terminals and the frame portion, the connection portion between the frame portion and the tie bar at both ends in the arrangement direction of the circuit pattern, and the tie bar at the frame portion between the circuit patterns Cutting each of the connecting portions from the connecting portion to the portion of the frame portion extending in the arrangement direction of the circuit pattern, and bending the portion between the tie bar and the die pad in the electrode terminal portion. A lead forming step of extending an end portion of the electrode terminal portion including the tie bar in a direction in which the upper surface of the semiconductor element faces;
A resin sealing step in which the lead frame is resin-sealed so that the electrode terminal portion is positioned in a direction in which the upper surface of the semiconductor element faces the tie bar and the tie bar is exposed;
A lead cut process for cutting each circuit pattern and separating it into individual semiconductor devices,
A method for manufacturing a semiconductor device comprising: 前記樹脂封止工程において、前記リードフォーミング工程を経たリードフレームを金型の内部に配置し、前記金型の上部に設けられ配列方向が長手となる矩形状の開口を呈する端子孔を通して前記金型外部に露出した部位を可動クランプによってクランプすることにより前記タイバーを含む部位を挟持するとともに、前記可動クランプの先端部を前記端子孔に嵌合せしめることを特徴とする請求項１に記載の半導体装置の製造方法。   In the resin sealing step, the lead frame that has undergone the lead forming step is disposed inside the die, and the die is provided through a terminal hole that is provided in the upper portion of the die and has a rectangular opening with the arrangement direction being the longitudinal direction. 2. The semiconductor device according to claim 1, wherein a portion including the tie bar is clamped by clamping a portion exposed to the outside with a movable clamp, and a tip end portion of the movable clamp is fitted into the terminal hole. Manufacturing method. 前記吊リードに、配列方向と直交する方向に平行な段差を設けることを特徴とする請求項１又は２に記載の半導体装置の製造方法。   The method of manufacturing a semiconductor device according to claim 1, wherein the suspended lead is provided with a step parallel to a direction orthogonal to the arrangement direction. 前記吊リードの厚みが０．４〜０．７ｍｍであり、配列方向と直交する方向の幅が１０〜２０ｍｍであることを特徴とする請求項１〜３のいずれか1項に記載の半導体装置の製造方法。   The thickness of the said suspension lead is 0.4-0.7 mm, and the width | variety of the direction orthogonal to an arrangement direction is 10-20 mm, The semiconductor device of any one of Claims 1-3 characterized by the above-mentioned. Manufacturing method. ダイパッドと前記ダイパッドの周囲に設けられた電極端子部とを有し帯状に配列された複数の回路パターンと、前記電極端子部と接続して前記電極端子部と前記ダイパッドとを囲むように配置された枠部と、前記枠部と前記ダイパッドとの間を接続する吊リードと、を有するリードフレームにおいて、前記ダイパッドに半導体素子を接合するダイボンディング工程と、
前記半導体素子と前記電極端子部とを金属ワイヤーによって電気的に接続するワイヤーボンディング工程と、
前記電極端子部と前記枠部との接続部位を切断し、前記半導体素子の上面が向いている方向に前記電極端子部を屈曲させて延在せしめるリードフォーミング工程と、
前記電極端子部で前記半導体素子の上面が向いている方向に位置する部位が露出するように前記リードフレームを樹脂封止する樹脂封止工程と、
前記各回路パターン間をそれぞれ切断して個々の半導体装置へと分離するリードカット工程と、
を備える半導体装置の製造方法。 A plurality of circuit patterns having a die pad and electrode terminal portions provided around the die pad and arranged in a strip shape, and connected to the electrode terminal portion so as to surround the electrode terminal portion and the die pad. A die bonding step of bonding a semiconductor element to the die pad in a lead frame having a frame portion and a suspension lead connecting between the frame portion and the die pad;
A wire bonding step of electrically connecting the semiconductor element and the electrode terminal portion by a metal wire;
A lead forming step of cutting the connection portion between the electrode terminal portion and the frame portion, and bending and extending the electrode terminal portion in a direction in which the upper surface of the semiconductor element faces;
A resin sealing step of resin-sealing the lead frame so that a portion located in a direction in which the upper surface of the semiconductor element faces in the electrode terminal portion is exposed;
A lead cut process for cutting each circuit pattern and separating it into individual semiconductor devices,
A method for manufacturing a semiconductor device comprising: 半導体素子の裏面と接合されたダイパッドを有するリードフレームと前記半導体素子とが単一の樹脂で覆われる半導体装置であって、
前記半導体素子の表面が向いている方向に前記リードフレームの電極端子部が前記樹脂から露出して延在することを特徴とする半導体装置。 A semiconductor device in which a lead frame having a die pad bonded to a back surface of a semiconductor element and the semiconductor element are covered with a single resin,
A semiconductor device, wherein an electrode terminal portion of the lead frame extends from the resin in a direction in which the surface of the semiconductor element faces.
JP2016104791A 2016-05-26 2016-05-26 Semiconductor device and manufacturing method thereof Active JP6673012B2 (en)

Priority Applications (6)

Application Number Priority Date Filing Date Title
JP2016104791A JP6673012B2 (en) 2016-05-26 2016-05-26 Semiconductor device and manufacturing method thereof
US15/379,776 US10074598B2 (en) 2016-05-26 2016-12-15 Semiconductor device and manufacturing method thereof
DE102017205116.7A DE102017205116B4 (en) 2016-05-26 2017-03-27 Semiconductor device and manufacturing method thereof
KR1020170063825A KR102011559B1 (en) 2016-05-26 2017-05-24 Semiconductor device and manufacturing method thereof
CN201710385329.8A CN107437509B (en) 2016-05-26 2017-05-26 Semiconductor device and method for manufacturing the same
CN202011244380.5A CN112382576A (en) 2016-05-26 2017-05-26 Semiconductor device and method for manufacturing the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2016104791A JP6673012B2 (en) 2016-05-26 2016-05-26 Semiconductor device and manufacturing method thereof

Publications (2)

Publication Number Publication Date
JP2017212349A true JP2017212349A (en) 2017-11-30
JP6673012B2 JP6673012B2 (en) 2020-03-25

Family

ID=60269134

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2016104791A Active JP6673012B2 (en) 2016-05-26 2016-05-26 Semiconductor device and manufacturing method thereof

Country Status (5)

Country Link
US (1) US10074598B2 (en)
JP (1) JP6673012B2 (en)
KR (1) KR102011559B1 (en)
CN (2) CN112382576A (en)
DE (1) DE102017205116B4 (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6463558B1 (en) * 2017-05-19 2019-02-06 新電元工業株式会社 Electronic module, lead frame, and electronic module manufacturing method
JP7238277B2 (en) * 2018-06-14 2023-03-14 富士電機株式会社 Semiconductor device, lead frame and method for manufacturing semiconductor device
US10867894B2 (en) * 2018-10-11 2020-12-15 Asahi Kasei Microdevices Corporation Semiconductor element including encapsulated lead frames
JP7145798B2 (en) * 2019-03-19 2022-10-03 三菱電機株式会社 Semiconductor device manufacturing method and semiconductor device
US11152288B2 (en) * 2019-04-25 2021-10-19 Infineon Technologies Ag Lead frames for semiconductor packages
DE112020006890T5 (en) * 2020-03-13 2022-12-22 Mitsubishi Electric Corporation SEMICONDUCTOR DEVICE AND POWER CONVERTER
CN113423173B (en) * 2021-05-29 2023-09-29 华为技术有限公司 Electronic component packages, electronic component packaging components and electronic equipment

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62158352A (en) * 1986-01-06 1987-07-14 Mitsubishi Electric Corp Resin sealed semiconductor device
JPH04273158A (en) * 1991-02-27 1992-09-29 Nec Corp Semiconductor device
JPH10223825A (en) * 1997-02-04 1998-08-21 Rohm Co Ltd Resin-packaged semiconductor device and manufacture thereof
JP2012049320A (en) * 2010-08-26 2012-03-08 Shindengen Electric Mfg Co Ltd Semiconductor device and lead frame

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5334872A (en) * 1990-01-29 1994-08-02 Mitsubishi Denki Kabushiki Kaisha Encapsulated semiconductor device having a hanging heat spreading plate electrically insulated from the die pad
JP2568748B2 (en) * 1990-10-30 1997-01-08 三菱電機株式会社 Semiconductor device
JP3491481B2 (en) 1996-08-20 2004-01-26 株式会社日立製作所 Semiconductor device and manufacturing method thereof
JP3892139B2 (en) * 1998-03-27 2007-03-14 株式会社ルネサステクノロジ Semiconductor device
JP3380464B2 (en) * 1998-06-18 2003-02-24 シャープ株式会社 Lead frame, semiconductor device using the same, and method of manufacturing semiconductor device
JP3674333B2 (en) 1998-09-11 2005-07-20 株式会社日立製作所 Power semiconductor module and electric motor drive system using the same
JP2002033433A (en) 2000-07-13 2002-01-31 Hitachi Ltd Semiconductor device and manufacturing method thereof
JP4286465B2 (en) * 2001-02-09 2009-07-01 三菱電機株式会社 Semiconductor device and manufacturing method thereof
JP2003204027A (en) * 2002-01-09 2003-07-18 Matsushita Electric Ind Co Ltd Lead frame and method of manufacturing the same, resin-sealed semiconductor device and method of manufacturing the same
JP4111767B2 (en) * 2002-07-26 2008-07-02 株式会社ルネサステクノロジ Manufacturing method of semiconductor device and electrical property inspection method of small element
JP4294405B2 (en) * 2003-07-31 2009-07-15 株式会社ルネサステクノロジ Semiconductor device
JP5252819B2 (en) * 2007-03-26 2013-07-31 三菱電機株式会社 Semiconductor device and manufacturing method thereof
CN101562163B (en) * 2008-04-17 2011-06-01 力成科技股份有限公司 Semiconductor package structure based on lead frame and its applicable lead frame
JP5634033B2 (en) * 2008-08-29 2014-12-03 セミコンダクター・コンポーネンツ・インダストリーズ・リミテッド・ライアビリティ・カンパニー Resin-sealed semiconductor device and manufacturing method thereof
JP2011253950A (en) * 2010-06-02 2011-12-15 Mitsubishi Electric Corp Power semiconductor device
JP5383621B2 (en) * 2010-10-20 2014-01-08 三菱電機株式会社 Power semiconductor device
US20130015567A1 (en) * 2010-10-21 2013-01-17 Panasonic Corporation Semiconductor device and production method for same
JP5602095B2 (en) 2011-06-09 2014-10-08 三菱電機株式会社 Semiconductor device
JP2013187266A (en) * 2012-03-06 2013-09-19 Sanken Electric Co Ltd Lead frame and semiconductor module
JP2014082312A (en) * 2012-10-16 2014-05-08 Renesas Electronics Corp Semiconductor device manufacturing method and semiconductor device
KR101443985B1 (en) * 2012-12-14 2014-11-03 삼성전기주식회사 Power module package
JP6028592B2 (en) * 2013-01-25 2016-11-16 三菱電機株式会社 Semiconductor device
JP2014220439A (en) * 2013-05-10 2014-11-20 ルネサスエレクトロニクス株式会社 Method of manufacturing semiconductor device and semiconductor device

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62158352A (en) * 1986-01-06 1987-07-14 Mitsubishi Electric Corp Resin sealed semiconductor device
JPH04273158A (en) * 1991-02-27 1992-09-29 Nec Corp Semiconductor device
JPH10223825A (en) * 1997-02-04 1998-08-21 Rohm Co Ltd Resin-packaged semiconductor device and manufacture thereof
JP2012049320A (en) * 2010-08-26 2012-03-08 Shindengen Electric Mfg Co Ltd Semiconductor device and lead frame

Also Published As

Publication number Publication date
CN107437509B (en) 2021-07-06
JP6673012B2 (en) 2020-03-25
DE102017205116A1 (en) 2017-11-30
US10074598B2 (en) 2018-09-11
CN107437509A (en) 2017-12-05
KR102011559B1 (en) 2019-08-16
DE102017205116B4 (en) 2022-08-18
KR20170134232A (en) 2017-12-06
CN112382576A (en) 2021-02-19
US20170345742A1 (en) 2017-11-30

Similar Documents

Publication Publication Date Title
JP6673012B2 (en) Semiconductor device and manufacturing method thereof
US7495323B2 (en) Semiconductor package structure having multiple heat dissipation paths and method of manufacture
TWI411098B (en) Power semiconductor package structure and manufacturing method thereof
US20150223339A1 (en) Semiconductor device
CN103681369B (en) Semiconductor device and its manufacture method
KR20080073735A (en) Top and bottom exposed package semiconductor assembly device and method
US9472491B2 (en) Semiconductor package with small gate clip and assembly method
CN107086183A (en) Manufacturing method of semiconductor module and semiconductor module
US20140191383A1 (en) Power device and method of packaging same
JP2012074543A (en) Semiconductor device
US20120241934A1 (en) Semiconductor apparatus and method for manufacturing the same
US20150076674A1 (en) Semiconductor device and method of manufacturing the same
CN111599786A (en) Clamp frame assembly, semiconductor package with lead frame and clamp frame, and method of making the same
EP3882969B1 (en) A cascode semiconductor device and method of manufacture
CN107039368A (en) Resin molded semiconductor device
JP2013051295A (en) Semiconductor device and manufacturing method thereof
JP5885545B2 (en) Resin-sealed power module
US8378468B2 (en) Semiconductor device and method of manufacturing the same
JP5564369B2 (en) Lead frame, semiconductor device and manufacturing method thereof
JP2013143519A (en) Connector and resin sealed type semiconductor device
JP2013187268A (en) Semiconductor module
JP2009152324A (en) Method of manufacturing semiconductor device
JP6685615B1 (en) Semiconductor module and lead frame
CN115863296A (en) Semiconductor packages and leadframes with enhanced device isolation
JP2017157648A (en) Semiconductor device

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20180710

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20190318

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20190402

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20190528

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20191015

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20191212

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20200204

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20200217

R151 Written notification of patent or utility model registration

Ref document number: 6673012

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R151

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250