JP2016533643A - 半導体ウェハおよび半導体ウェハを製造するための方法 - Google Patents
半導体ウェハおよび半導体ウェハを製造するための方法 Download PDFInfo
- Publication number
- JP2016533643A JP2016533643A JP2016541929A JP2016541929A JP2016533643A JP 2016533643 A JP2016533643 A JP 2016533643A JP 2016541929 A JP2016541929 A JP 2016541929A JP 2016541929 A JP2016541929 A JP 2016541929A JP 2016533643 A JP2016533643 A JP 2016533643A
- Authority
- JP
- Japan
- Prior art keywords
- top surface
- single crystal
- silicon single
- crystal substrate
- semiconductor wafer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/02433—Crystal orientation
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/40—Crystalline structures
- H10D62/405—Orientations of crystalline planes
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B25/00—Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
- C30B25/02—Epitaxial-layer growth
- C30B25/18—Epitaxial-layer growth characterised by the substrate
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B25/00—Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
- C30B25/02—Epitaxial-layer growth
- C30B25/18—Epitaxial-layer growth characterised by the substrate
- C30B25/183—Epitaxial-layer growth characterised by the substrate being provided with a buffer layer, e.g. a lattice matching layer
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B29/00—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
- C30B29/10—Inorganic compounds or compositions
- C30B29/40—AIIIBV compounds wherein A is B, Al, Ga, In or Tl and B is N, P, As, Sb or Bi
- C30B29/403—AIII-nitrides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02373—Group 14 semiconducting materials
- H01L21/02381—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02455—Group 13/15 materials
- H01L21/02458—Nitrides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02494—Structure
- H01L21/02496—Layer structure
- H01L21/02505—Layer structure consisting of more than two layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02538—Group 13/15 materials
- H01L21/0254—Nitrides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
- H10D62/82—Heterojunctions
- H10D62/824—Heterojunctions comprising only Group III-V materials heterojunctions, e.g. GaN/AlGaN heterojunctions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
- H10D62/83—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
- H10D62/85—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group III-V materials, e.g. GaAs
- H10D62/8503—Nitride Group III-V materials, e.g. AlN or GaN
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Manufacturing & Machinery (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Crystallography & Structural Chemistry (AREA)
- Materials Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- General Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Inorganic Chemistry (AREA)
- Crystals, And After-Treatments Of Crystals (AREA)
- Junction Field-Effect Transistors (AREA)
- Recrystallisation Techniques (AREA)
Abstract
Description
シリコン単結晶基板は、好ましくはオフ方位頂面を表す研磨された正面を有するシリコン単結晶ウェハである。代替的に、シリコン単結晶エピウェハまたはSOIウェハをシリコン単結晶基板として用いることができる。シリコン単結晶基板が直径150mm以上の円形形状を有することが好ましい。1つ以上の方位マーク、たとえばフラットまたはノッチがシリコン単結晶基板に設けられることも好ましい。
それぞれ10nm、50nmおよび350nmの厚さを有するAlN核形成層を成長させることによって、AlN核形成層の形成の挙動を検討した。成長室内にアンモニアを導入する前に、Al有機金属前駆体、TMAl(trimethylaluminium)の事前流入(pre-flow)により成長が開始された。AlN堆積中の基板表面の温度は1010℃であった。図2は、AFM(原子間力顕微鏡)技術によって判明した50nmの厚さを有するAlN層のモルフォロジーの比較を示す。左側の図は、以下オン方位基板と称する(111)に方位付けられた研磨されたシリコン単結晶ウェハ上に成長させたAlN層のAFM画像を表す。右側の図は、本発明に従ってオフ方位された研磨されたシリコン単結晶ウェハ上に成長させたAlN層のAFM画像を表す。傾斜角θは1°であった。傾斜はちょうど[11−2]方向に向かっていた。
AlGaNバッファ層に対する基板方位の影響をさらなる実験において検討した。第一に、先の実験において説明したようにAlN核形成層を堆積させ、次いでAlGaNバッファ層をAlN核形成層上に堆積させて、Al0.75Gao.25N/Al0.45Ga0.55N/Al0.19Ga0.81Nの三層で構成した。成長温度は1010℃であった。層の厚さは、それぞれ400nm、400nmおよび450nmであった。Al0.75Ga0.25N層でAlN核形成層を覆った。
さらなる実験において、ダブルヘテロ接合HEMT(DH−HEMT)デバイスを製造するための供給源に典型的な積層体を、本発明に従ってオン方位またはオフ方位された研磨されたシリコン単結晶ウェハ上に堆積させた。層の順序を図3に示す。各層は1010℃で堆積させた。
Claims (9)
- 頂面を有するシリコン単結晶基板と前記頂面を覆う積層体とを備える半導体ウェハであって、前記積層体は、
前記シリコン単結晶基板の前記頂面を覆うAlN核形成層を含み、前記シリコン単結晶基板の前記頂面は、{111}面に対してオフ方位された結晶格子方位を有し、前記頂面に対する法線は、<111>方向に対して<11−2>方向に向かって0.3°以上6°以下の角度θで傾斜され、傾斜の方位角公差は±0.1°であり、さらに、
前記AlN核形成層を覆い、1つ以上のAlxGa1−xN層を含むAlGaNバッファ層を含み、0<x<1である、半導体ウェハ。 - 前記AlN核形成層は20nm以上500nm以下の厚さを有する、請求項1に記載の半導体ウェハ。
- 前記AlGaNバッファ層は1つ以上のAlN層を含む、請求項1または2に記載の半導体ウェハ。
- 前記AlGaNバッファ層は1つ以上のGaN層を含む、請求項1または2に記載の半導体ウェハ。
- 前記積層体は、前記AlGaNバッファ層を覆い、元素Al、GaおよびInのうち少なくとも1つから成る二成分、三成分、または四成分のIII族窒化物の組成を有する1つ以上のデバイス形成層を含む、請求項1〜4のうちいずれか1項に係る半導体ウェハ。
- 前記シリコン単結晶基板は、150mm以上の直径を有するシリコン単結晶ウェハである、請求項1〜5のうちいずれか1項に係る半導体ウェハ。
- 頂面を有するシリコン単結晶基板と前記頂面を覆う積層体とを備える半導体ウェハを製造するための方法であって、前記方法は、頂面を有するシリコン単結晶基板を提供することを含み、前記シリコン単結晶基板の前記頂面は、{111}面に対してオフ方位された結晶格子方位を有し、前記頂面に対する法線は、<111>方向に対して<11−2>方向に向かって0.3°以上6°以下の角度θで傾斜され、傾斜の方位角公差は±0.1°であり、さらに、
前記シリコン単結晶基板の前記頂面上に、前記シリコン単結晶基板の前記頂面を覆うAlN核形成層を堆積することと、
前記AlN核形成層を覆い、1つ以上のAlxGa1−xN層を含むAlGaNバッファ層を堆積することとを含み、0<x<1である、方法。 - 前記AlGaNバッファ層を覆い、元素Al、GaおよびInのうち少なくとも1つから成る二成分、三成分、または四成分のIII族窒化物の組成を有する1つ以上のデバイス形成層を堆積することを含む、請求項7に記載の方法。
- 堆積方法は、有機金属化学気相堆積法(MOCVD)を含む、請求項8に記載の方法。
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP13185824 | 2013-09-24 | ||
EP13185824.3 | 2013-09-24 | ||
EP13197888.4 | 2013-12-17 | ||
EP13197888 | 2013-12-17 | ||
PCT/EP2014/069338 WO2015043961A1 (en) | 2013-09-24 | 2014-09-11 | A semiconductor wafer and a method for producing the semiconductor wafer |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2016533643A true JP2016533643A (ja) | 2016-10-27 |
Family
ID=51518780
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2016541929A Pending JP2016533643A (ja) | 2013-09-24 | 2014-09-11 | 半導体ウェハおよび半導体ウェハを製造するための方法 |
Country Status (8)
Country | Link |
---|---|
US (1) | US9923050B2 (ja) |
EP (1) | EP3050075A1 (ja) |
JP (1) | JP2016533643A (ja) |
KR (1) | KR20160063360A (ja) |
CN (1) | CN105684125A (ja) |
SG (1) | SG11201601378QA (ja) |
TW (1) | TW201513176A (ja) |
WO (1) | WO2015043961A1 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2019123763A1 (ja) * | 2017-12-19 | 2019-06-27 | 株式会社Sumco | Iii族窒化物半導体基板の製造方法 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2004533347A (ja) * | 2001-06-13 | 2004-11-04 | フライベルガー・コンパウンド・マテリアルズ・ゲゼルシャフト・ミット・ベシュレンクテル・ハフツング | 結晶外面に対する結晶面の方位を決定する装置及び方法、及び切断機にて単結晶を切断する装置及び方法 |
JP2010001210A (ja) * | 2008-06-04 | 2010-01-07 | Siltronic Ag | <110>方位を有するエピタキシャル被覆されたシリコンウェハ及びその製造方法 |
JP2011187654A (ja) * | 2010-03-08 | 2011-09-22 | Toyoda Gosei Co Ltd | Iii族窒化物半導体からなるhemt、およびその製造方法 |
JP2013030725A (ja) * | 2011-06-24 | 2013-02-07 | Sanken Electric Co Ltd | 半導体装置 |
US20130082274A1 (en) * | 2011-09-29 | 2013-04-04 | Bridgelux, Inc. | Light emitting devices having dislocation density maintaining buffer layers |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8193020B2 (en) * | 2006-11-15 | 2012-06-05 | The Regents Of The University Of California | Method for heteroepitaxial growth of high-quality N-face GaN, InN, and AlN and their alloys by metal organic chemical vapor deposition |
US7544591B2 (en) * | 2007-01-18 | 2009-06-09 | Hewlett-Packard Development Company, L.P. | Method of creating isolated electrodes in a nanowire-based device |
US7598108B2 (en) | 2007-07-06 | 2009-10-06 | Sharp Laboratories Of America, Inc. | Gallium nitride-on-silicon interface using multiple aluminum compound buffer layers |
TWI362769B (en) | 2008-05-09 | 2012-04-21 | Univ Nat Chiao Tung | Light emitting device and fabrication method therefor |
-
2014
- 2014-09-11 SG SG11201601378QA patent/SG11201601378QA/en unknown
- 2014-09-11 WO PCT/EP2014/069338 patent/WO2015043961A1/en active Application Filing
- 2014-09-11 KR KR1020167010752A patent/KR20160063360A/ko not_active Ceased
- 2014-09-11 JP JP2016541929A patent/JP2016533643A/ja active Pending
- 2014-09-11 EP EP14761869.8A patent/EP3050075A1/en not_active Ceased
- 2014-09-11 US US15/023,553 patent/US9923050B2/en not_active Expired - Fee Related
- 2014-09-11 CN CN201480052751.6A patent/CN105684125A/zh active Pending
- 2014-09-22 TW TW103132612A patent/TW201513176A/zh unknown
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2004533347A (ja) * | 2001-06-13 | 2004-11-04 | フライベルガー・コンパウンド・マテリアルズ・ゲゼルシャフト・ミット・ベシュレンクテル・ハフツング | 結晶外面に対する結晶面の方位を決定する装置及び方法、及び切断機にて単結晶を切断する装置及び方法 |
JP2010001210A (ja) * | 2008-06-04 | 2010-01-07 | Siltronic Ag | <110>方位を有するエピタキシャル被覆されたシリコンウェハ及びその製造方法 |
JP2011187654A (ja) * | 2010-03-08 | 2011-09-22 | Toyoda Gosei Co Ltd | Iii族窒化物半導体からなるhemt、およびその製造方法 |
JP2013030725A (ja) * | 2011-06-24 | 2013-02-07 | Sanken Electric Co Ltd | 半導体装置 |
US20130082274A1 (en) * | 2011-09-29 | 2013-04-04 | Bridgelux, Inc. | Light emitting devices having dislocation density maintaining buffer layers |
Non-Patent Citations (2)
Title |
---|
SAITO K; TAJIMA J; KUMAGAI Y; ET AL: "MEASUREMENT OF MISORIENTATION OF ALN LAYER GROWN ON (111)SI FOR FREESTANDING SUBSTRATE", PHYSICA STATUS SOLIDI (C), vol. 6, no. 2, JPN5016009859, 2009, pages 293 - 296, ISSN: 0003886246 * |
STACIA KELLER; YUVARAJ DORA; SRABANTI CHOWDHURY; ET AL: "GROWTH AND CHARACTERIZATION OF N-POLAR GAN AND ALGAN/GAN HEMTS ON (111) SILICON", PHYSICA STATUS SOLIDI (C), vol. VOL:8, No:7-8, JPN5016009858, 2011, pages 2086 - 2088, ISSN: 0003886245 * |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2019123763A1 (ja) * | 2017-12-19 | 2019-06-27 | 株式会社Sumco | Iii族窒化物半導体基板の製造方法 |
JPWO2019123763A1 (ja) * | 2017-12-19 | 2020-12-17 | 株式会社Sumco | Iii族窒化物半導体基板の製造方法 |
Also Published As
Publication number | Publication date |
---|---|
SG11201601378QA (en) | 2016-04-28 |
WO2015043961A1 (en) | 2015-04-02 |
CN105684125A (zh) | 2016-06-15 |
US9923050B2 (en) | 2018-03-20 |
EP3050075A1 (en) | 2016-08-03 |
US20160233293A1 (en) | 2016-08-11 |
KR20160063360A (ko) | 2016-06-03 |
TW201513176A (zh) | 2015-04-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8728938B2 (en) | Method for substrate pretreatment to achieve high-quality III-nitride epitaxy | |
CN108140561B (zh) | 半导体元件用外延基板、半导体元件和半导体元件用外延基板的制造方法 | |
US7012016B2 (en) | Method for growing group-III nitride semiconductor heterostructure on silicon substrate | |
EP2313543B1 (en) | Growth of planar and semi-polar {1 1-2 2} gallium nitride with hydride vapor phase epitaxy (hvpe) | |
US8268646B2 (en) | Group III-nitrides on SI substrates using a nanostructured interlayer | |
KR101186032B1 (ko) | 질화갈륨 또는 질화알루미늄갈륨 층을 제조하는 방법 | |
US8591652B2 (en) | Semi-conductor substrate and method of masking layer for producing a free-standing semi-conductor substrate by means of hydride-gas phase epitaxy | |
US10763348B2 (en) | Group III nitride based high electron mobility transistors | |
EP2779213B1 (en) | Semiconductor wafer with a layer of AlzGa1-zN and process for producing it | |
US8629065B2 (en) | Growth of planar non-polar {10-10} M-plane gallium nitride with hydride vapor phase epitaxy (HVPE) | |
US9437688B2 (en) | High-quality GaN high-voltage HFETs on silicon | |
US20140073115A1 (en) | Method of manufacturing large area gallium nitride substrate | |
US20130171811A1 (en) | Method for manufacturing compound semiconductor | |
WO2015198492A1 (ja) | エピタキシャルウェーハの製造方法およびエピタキシャルウェーハ | |
US9923050B2 (en) | Semiconductor wafer and a method for producing the semiconductor wafer | |
JP6527667B2 (ja) | 窒化物半導体基板の製造方法 | |
US20130214282A1 (en) | Iii-n on silicon using nano structured interface layer | |
US9337021B2 (en) | Thin film structure and method of fabricating the same | |
KR100839224B1 (ko) | GaN 후막의 제조방법 | |
TW202029522A (zh) | 氮化物半導體基板 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20170327 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20170404 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20170703 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20180109 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20181002 |