[go: up one dir, main page]

JP2007250970A - Film for protecting rear face of semiconductor element, semiconductor device using the same and manufacturing method thereof - Google Patents

Film for protecting rear face of semiconductor element, semiconductor device using the same and manufacturing method thereof Download PDF

Info

Publication number
JP2007250970A
JP2007250970A JP2006074414A JP2006074414A JP2007250970A JP 2007250970 A JP2007250970 A JP 2007250970A JP 2006074414 A JP2006074414 A JP 2006074414A JP 2006074414 A JP2006074414 A JP 2006074414A JP 2007250970 A JP2007250970 A JP 2007250970A
Authority
JP
Japan
Prior art keywords
film
semiconductor element
resin layer
back surface
weight
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2006074414A
Other languages
Japanese (ja)
Inventor
Hiroyuki Kawakami
広幸 川上
Takuya Imai
卓也 今井
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Resonac Corp
Original Assignee
Hitachi Chemical Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Chemical Co Ltd filed Critical Hitachi Chemical Co Ltd
Priority to JP2006074414A priority Critical patent/JP2007250970A/en
Publication of JP2007250970A publication Critical patent/JP2007250970A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods

Landscapes

  • Dicing (AREA)
  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
  • Laminated Bodies (AREA)
  • Adhesive Tapes (AREA)
  • Epoxy Resins (AREA)
  • Adhesives Or Adhesive Processes (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a film for protecting the rear face of a semiconductor element which is improved in adhesiveness with the rear face of the semiconductor element and further, is improved in protection property and laser marking property in use for the rear face protection of the semiconductor element. <P>SOLUTION: A film for protecting the rear face of a semiconductor element includes: (A) resin containing a high molecular weight component in 15-85 wt.% with a weight average molecular weight including a crosslinking functional group of 100,000 or more and Tg of -50 to 50°C, and a thermosetting component in 15-85 wt.% mainly containing an epoxy resin; (B) filler; and (C) resin layer including a coloring agent, wherein the resin layer contains (B) 1-300 pts.wt. and (C) 0.1-10 pts.wt. in (A) 100 pts.wt. <P>COPYRIGHT: (C)2007,JPO&INPIT

Description

本発明は、半導体素子裏面保護性あるいは接着性に優れ、さらに半導体素子の裏面保護に使用した場合、レーザーマーキング性に優れる半導体素子裏面保護用フィルム及びそれを用いた半導体装置とその製造法に関する。   The present invention relates to a semiconductor element back surface protective film that is excellent in semiconductor element back surface protection or adhesiveness and also has excellent laser marking properties when used for protecting a semiconductor element back surface, a semiconductor device using the same, and a method of manufacturing the same.

従来から、電子機器の小型化・軽量化が進められており、これに伴い基板への高密度実装が要求され、電子機器に搭載する半導体装置の小型化・軽量化が進められている。半導体装置には従来からQFP(Quad Flat Package)やLOC(Lead On Chip)等のパッケージがあり、通常、これらのパッケージには製品を識別するためにロットナンバーやメーカー名などの識別情報が印字されており、製品の履歴が判別できるようになっている。QFPやLOC等のパッケージの場合は、外面に形成された封止材に、製品を識別するため識別情報を直接レーザーマーキングしている。   2. Description of the Related Art Conventionally, electronic devices have been reduced in size and weight, and accordingly, high-density mounting on a substrate has been required, and semiconductor devices mounted on electronic devices have been reduced in size and weight. Conventionally, semiconductor devices include packages such as QFP (Quad Flat Package) and LOC (Lead On Chip). Usually, identification information such as a lot number and a manufacturer name is printed on these packages to identify the product. The product history can be identified. In the case of a package such as QFP or LOC, the identification information is directly laser-marked on the sealing material formed on the outer surface to identify the product.

近年、半導体装置の小型化・軽量化がより一層進められており、上述したQFPやLOC等のパッケージよりもさらに小型化・軽量化したμBGA(Ball Grid Array)やCSP(Chip Size Package)等のパッケージが開発されている。このようなパッケージでは、半導体素子と基板とを接続する配線を半導体素子の中央部に配置し、その部分のみを封止しているため、従来の半導体素子全体を封止した形状に比べ、より一層パッケージの小型化・軽量化を図ることが可能となる。   In recent years, semiconductor devices have been further reduced in size and weight, such as μBGA (Ball Grid Array) and CSP (Chip Size Package), which are further downsized and lighter than the above-described packages such as QFP and LOC. A package has been developed. In such a package, since the wiring for connecting the semiconductor element and the substrate is arranged in the central part of the semiconductor element and only that part is sealed, more than the conventional shape in which the entire semiconductor element is sealed. It becomes possible to further reduce the size and weight of the package.

しかしながら、上述したμBGAやCSP等のパッケージでは、半導体素子がフェイスダウン型、つまり、半導体素子の回路面が半導体配線基板側に向けられた構造になってるため、パッケージの上部に半導体素子の裏面が露出している形状であり、パッケージを製造し、あるいは、パッケージを搬送する際に、半導体素子の端部が欠けてしまう等の問題を有していた。さらに、CSPの中には半導体素子を封止材によって封止していない構造のWL−CSP(Wefer Level Chip Size Package)などもあるため、製品を識別するための識別情報を印字するためには、半導体素子に直接レーザーマーキングするか、あるいは直接印刷する必要がある。   However, in the above-described packages such as μBGA and CSP, the semiconductor element has a face-down type, that is, the circuit surface of the semiconductor element is directed to the semiconductor wiring substrate side. When the package is manufactured or the package is transported, there is a problem that the end portion of the semiconductor element is chipped. In addition, some CSPs include a WL-CSP (Weber Level Chip Size Package) having a structure in which a semiconductor element is not sealed with a sealing material, and therefore, in order to print identification information for identifying a product. It is necessary to perform laser marking directly on the semiconductor element or directly print it.

しかし、半導体素子に直接レーザーマーキングした場合には、半導体素子とマーキングされた識別情報との明確なコントラストが得られないため、識別性が低く、視認性が悪いという問題を有していた。また、半導体素子に直接印刷する方法では、半導体素子上に識別情報を明確に表示できるが、印刷作業により工数増加のため、作業時間が大幅に増大してしまうという問題がある。また、半導体素子表面の保護特性およびレーザーマーキングによる視認性が優れ、かつ欠陥の少ない表面保護フィルム(例えば特開2004−63551号公報、特開2004−142430号公報参照)が開示されている。
特開2004−63551号公報 特開2004−142430号公報
However, when laser marking is directly performed on the semiconductor element, a clear contrast between the semiconductor element and the marked identification information cannot be obtained, and thus there is a problem that the identification is low and the visibility is poor. In addition, in the method of printing directly on the semiconductor element, the identification information can be clearly displayed on the semiconductor element, but there is a problem that the work time is significantly increased due to the increase in man-hours due to the printing work. Further, surface protection films (see, for example, Japanese Patent Application Laid-Open Nos. 2004-63551 and 2004-142430) that have excellent protection characteristics on the surface of the semiconductor element and visibility by laser marking and have few defects are disclosed.
JP 2004-63551 A JP 2004-142430 A

本発明の目的は、半導体素子裏面との接着性に優れ、さらに半導体素子の裏面保護に使用した場合、保護性及びレーザーマーキング性に優れる半導体素子裏面保護用フィルム及びそれを用いた半導体装置とその製造法を提供するものである。   An object of the present invention is to provide a film for protecting a back surface of a semiconductor element which is excellent in adhesion to the back surface of a semiconductor element, and also has excellent protection and laser marking properties when used for protecting the back surface of a semiconductor element, and a semiconductor device using the same. A manufacturing method is provided.

本発明は、以下に関する。
1.(A)架橋性官能基を含む重量平均分子量が10万以上かつTgが―50〜50℃である高分子量成分15〜85重量%及びエポキシ樹脂を主成分とする熱硬化性成分15〜85重量%を含む樹脂、(B)フィラー、(C)着色剤を含む樹脂層を有する半導体素子裏面保護用フィルムであって、樹脂層が(A)100重量部に対して、(B)1〜300重量部、(C)0.1〜10重量部とを含有する樹脂層である半導体素子裏面保護用フィルム。
2.半導体素子裏面保護用フィルムが樹脂層と基材層を有し、かつ基材層の厚さが5〜300μm、樹脂層の厚さが5〜500μmである項1記載の半導体素子裏面保護用フィルム。
3.半導体素子裏面保護用フィルムが基材層/樹脂層/保護層の順で積層されており、かつ基材層の厚さが5〜300μm、樹脂層の厚さが5〜500μm、保護層の厚さが5〜300μmである項1記載の半導体素子裏面保護用フィルム。
4.(B)フィラーが無機フィラーである項1〜3のいずれか1項記載の半導体素子裏面保護用フィルム。
5.(C)着色剤が白色以外のものである項1〜4のいずれか1項記載の半導体素子裏面保護用フィルム。
6.樹脂層の硬化後の35℃での動的粘弾性測定装置における貯蔵弾性率が200〜6000MPaである項1〜5のいずれか1項記載の半導体素子裏面保護用フィルム。
7.半導体ウエハの回路面と対向する面に樹脂層が接するように項1〜6のいずれか1項記載の半導体素子裏面保護用フィルムをラミネートする工程、半導体ウエハの樹脂層側にダイシングテープをラミネートする工程、半導体ウエハを所定の大きさにダイシングして半導体素子を得る工程、樹脂層とダイシングテープをはく離して樹脂層付き半導体素子を得る工程を含む半導体装置の製造法。
8.項7記載の半導体装置の製造法により製造された半導体装置。
The present invention relates to the following.
1. (A) 15 to 85% by weight of a high molecular weight component having a weight average molecular weight including a crosslinkable functional group of 100,000 or more and Tg of −50 to 50 ° C. and a thermosetting component of 15 to 85% based on an epoxy resin. % (B) filler, (C) film for protecting the back surface of a semiconductor element having a resin layer containing a colorant, wherein (A) 100 parts by weight of resin layer (B) 1 to 300 The film for semiconductor element back surface protection which is a resin layer containing a weight part and (C) 0.1-10 weight part.
2. Item 2. The semiconductor element back surface protective film according to item 1, wherein the semiconductor element back surface protective film has a resin layer and a base material layer, the base material layer has a thickness of 5 to 300 μm, and the resin layer has a thickness of 5 to 500 μm. .
3. The semiconductor element back surface protective film is laminated in the order of base material layer / resin layer / protective layer, and the base material layer has a thickness of 5 to 300 μm, the resin layer has a thickness of 5 to 500 μm, and the protective layer has a thickness. Item 2. The film for protecting the back surface of a semiconductor element according to Item 1, wherein the thickness is 5 to 300 μm.
4). (B) The film for protecting a semiconductor element back surface according to any one of Items 1 to 3, wherein the filler is an inorganic filler.
5). (C) The film for semiconductor element back surface protection according to any one of Items 1 to 4, wherein the colorant is other than white.
6). Item 6. The semiconductor element back surface protective film according to any one of Items 1 to 5, wherein a storage elastic modulus in a dynamic viscoelasticity measurement apparatus at 35 ° C. after the resin layer is cured is 200 to 6000 MPa.
7). Item 7. The step of laminating the semiconductor element back surface protective film according to any one of Items 1 to 6 so that the resin layer is in contact with the surface facing the circuit surface of the semiconductor wafer, and laminating the dicing tape on the resin layer side of the semiconductor wafer. A method of manufacturing a semiconductor device, comprising: a step of obtaining a semiconductor element by dicing a semiconductor wafer into a predetermined size; and a step of separating a resin layer and a dicing tape to obtain a semiconductor element with a resin layer.
8). Item 8. A semiconductor device manufactured by the method for manufacturing a semiconductor device according to Item 7.

半導体素子裏面との接着性に優れ、さらに半導体素子の裏面保護に使用した場合、保護性及びレーザーマーキング性に優れる半導体素子裏面保護用フィルム及びそれを用いた半導体装置とその製造法を提供することが可能となった。   To provide a film for protecting a back surface of a semiconductor element that is excellent in adhesiveness to the back surface of a semiconductor element, and also has excellent protection and laser marking properties when used for protecting the back surface of a semiconductor element, a semiconductor device using the same, and a method for manufacturing the same. Became possible.

本発明に使用する(A)成分を構成する、架橋性官能基を含む重量平均分子量が10万以上かつTgが―50〜50℃である高分子量成分としては、グリシジルアクリレートまたはグリシジルメタクリレートなどの官能性モノマーを含有し、かつ重量平均分子量が10万以上であるエポキシ基含有(メタ)アクリル共重合体などが好ましく、さらにエポキシ樹脂と非相溶であることが好ましい。   As the high molecular weight component constituting the component (A) used in the present invention, having a weight average molecular weight including a crosslinkable functional group of 100,000 or more and Tg of −50 to 50 ° C., a functional group such as glycidyl acrylate or glycidyl methacrylate is used. An epoxy group-containing (meth) acrylic copolymer containing a functional monomer and having a weight average molecular weight of 100,000 or more is preferred, and is preferably incompatible with the epoxy resin.

エポキシ基含有(メタ)アクリル共重合体は、たとえば、(メタ)アクリルエステル共重合体、アクリルゴムなどを使用することができ、アクリルゴムがより好ましい。アクリルゴムは、アクリル酸エステルを主成分とし、主として、ブチルアクリレートとアクリロニトリルなどの共重合体や、エチルアクリレートとアクリロニトリルなどの共重合体などからなるゴムである。   As the epoxy group-containing (meth) acrylic copolymer, for example, a (meth) acrylic ester copolymer, acrylic rubber or the like can be used, and acrylic rubber is more preferable. Acrylic rubber is a rubber mainly composed of an acrylate ester and mainly composed of a copolymer such as butyl acrylate and acrylonitrile, a copolymer such as ethyl acrylate and acrylonitrile, or the like.

官能性モノマーとしては、グリシジルアクリレートまたはグリシジルメタクリレートなどを使用することが好ましい。このような重量平均分子量が10万以上であるエポキシ基含有(メタ)アクリル共重合体としては、たとえば、ナガセケムテックス(株)製HTR−860P−3などが挙げられる。   As the functional monomer, glycidyl acrylate or glycidyl methacrylate is preferably used. Examples of such an epoxy group-containing (meth) acrylic copolymer having a weight average molecular weight of 100,000 or more include HTR-860P-3 manufactured by Nagase ChemteX Corporation.

グリシジルアクリレートまたはグリシジルメタクリレートなどのエポキシ樹脂含有反復単位の量は、0.5〜6.0重量%が好ましく、0.5〜5.0重量%がより好ましく、0.8〜5.0重量%が特に好ましい。エポキシ基含有反復単位の量がこの範囲にあると、接着力が確保できるとともに、ゲル化を防止することができる。   The amount of the repeating unit containing an epoxy resin such as glycidyl acrylate or glycidyl methacrylate is preferably 0.5 to 6.0% by weight, more preferably 0.5 to 5.0% by weight, and 0.8 to 5.0% by weight. Is particularly preferred. When the amount of the epoxy group-containing repeating unit is within this range, the adhesive force can be secured and gelation can be prevented.

官能性モノマーとしては、グリシジルアクリレート、グリシジルメタクリレートのほかに、たとえば、エチル(メタ)アクリレート、ブチル(メタ)アクリレートなどが挙げられ、これらは、単独でまたは2種類以上を組み合わせて使用することもできる。なお、本発明において、エチル(メタ)アクリレートとは、エチルアクリレートとエチルメタクリレートの両方を示す。官能性モノマーを組み合わせて使用する場合の混合比率は、エポキシ基含有(メタ)アクリル共重合体のガラス転移温度(以下「Tg」という)を考慮して決定し、Tgは−50℃以上であることが好ましい。Tgが−50℃以上であると、Bステージ状態での樹脂層のタック性が適当であり、取り扱い性に問題を生じないからである。   Examples of the functional monomer include, in addition to glycidyl acrylate and glycidyl methacrylate, ethyl (meth) acrylate, butyl (meth) acrylate, and the like. These can be used alone or in combination of two or more. . In the present invention, ethyl (meth) acrylate refers to both ethyl acrylate and ethyl methacrylate. The mixing ratio in the case of using a combination of functional monomers is determined in consideration of the glass transition temperature (hereinafter referred to as “Tg”) of the epoxy group-containing (meth) acrylic copolymer, and Tg is −50 ° C. or higher. It is preferable. This is because if the Tg is −50 ° C. or higher, the tackiness of the resin layer in the B-stage state is appropriate, and there is no problem in handling properties.

上記モノマーを重合させて、架橋性官能基を含む重量平均分子量が10万以上かつTgが―50〜50℃である高分子量成分を製造する場合、その重合方法としては特に制限はなく、たとえば、パール重合、溶液重合などの方法を使用することができる。   When the above monomer is polymerized to produce a high molecular weight component having a cross-linkable functional group-containing weight average molecular weight of 100,000 or more and Tg of −50 to 50 ° C., the polymerization method is not particularly limited. Methods such as pearl polymerization and solution polymerization can be used.

上記モノマーを重合させて、架橋性官能基を含む重量平均分子量が10万以上かつTgが―50〜50℃である高分子量成分を製造する場合、その重合方法としては特に制限はなく、たとえば、パール重合、溶液重合などの方法を使用することができる。   When the above monomer is polymerized to produce a high molecular weight component having a cross-linkable functional group-containing weight average molecular weight of 100,000 or more and Tg of −50 to 50 ° C., the polymerization method is not particularly limited. Methods such as pearl polymerization and solution polymerization can be used.

本発明において、高分子量成分は、架橋性官能基を含む重量平均分子量が10万以上かつTgが―50〜50℃であるが、重量平均分子量は、30万〜300万であることが好ましく、50万〜200万であることがより好ましい。重量平均分子量がこの範囲にあると、フィルム状としたときの強度、可とう性、およびタック性が適当であり、また、樹脂層と被着体との密着性を確保できる。なお、本発明において、重量平均分子量とは、ゲルパーミュエーションクロマトグラフィーで測定し、標準ポリスチレン検量線を用いて換算した値を示す。   In the present invention, the high molecular weight component has a weight average molecular weight containing a crosslinkable functional group of 100,000 or more and Tg of −50 to 50 ° C., and the weight average molecular weight is preferably 300,000 to 3,000,000. More preferably, it is 500,000 to 2,000,000. When the weight average molecular weight is in this range, the strength, flexibility, and tackiness when formed into a film are appropriate, and the adhesion between the resin layer and the adherend can be secured. In the present invention, the weight average molecular weight is a value measured by gel permeation chromatography and converted using a standard polystyrene calibration curve.

本発明において、高分子量成分の使用量は、(A)成分の総量中15〜85重量%であり、好ましくは20〜85重量%であり、より好ましくは20〜80重量%であり、特に好ましくは25〜80重量%である。架橋性官能基を含む重量平均分子量の使用量が15重量%未満だと、得られる樹脂層の可とう性が不足して脆くなる可能性が有り、85重量%を超えると得られる樹脂層の流動性が低下する可能性がある。   In this invention, the usage-amount of a high molecular weight component is 15 to 85 weight% in the total amount of (A) component, Preferably it is 20 to 85 weight%, More preferably, it is 20 to 80 weight%, Especially preferably. Is 25 to 80% by weight. If the use amount of the weight average molecular weight containing a crosslinkable functional group is less than 15% by weight, the resulting resin layer may have insufficient flexibility and become brittle, and if it exceeds 85% by weight, Fluidity may be reduced.

また本発明において(A)成分を構成するエポキシ樹脂としては硬化して接着作用を有するものであれば特に限定されない。ビスフェノールA型エポキシなどの二官能エポキシ樹脂、フェノールノボラック型エポキシ樹脂やクレゾールノボラック型エポキシ樹脂などのノボラック型エポキシ樹脂などを使用することができる。また、多官能エポキシ樹脂、グリシジルアミン型エポキシ樹脂、複素環含有エポキシ樹脂または脂環式エポキシ樹脂など、一般に知られているものを適用することができる。   In the present invention, the epoxy resin constituting the component (A) is not particularly limited as long as it is cured and has an adhesive action. Bifunctional epoxy resins such as bisphenol A type epoxy, novolac type epoxy resins such as phenol novolac type epoxy resin and cresol novolac type epoxy resin, and the like can be used. Moreover, what is generally known, such as a polyfunctional epoxy resin, a glycidyl amine type epoxy resin, a heterocyclic ring-containing epoxy resin, or an alicyclic epoxy resin, can be applied.

このようなエポキシ樹脂として、ビスフェノールA型エポキシ樹脂としては、油化シェルエポキシ(株)製 エピコート807,815,825,827,828,834,1001,1004,1007,1009、ダウケミカル社製 DER−330,301,361、東都化成(株)製 YD8125,YDF8170などが挙げられる。フェノールノボラック型エポキシ樹脂としては、油化シェルエポキシ(株)製 エピコート152,154、日本化薬(株)製 EPPN−201、ダウケミカル社製 DEN−438などが、また、o−クレゾールノボラック型エポキシ樹脂としては、日本化薬(株)製 EOCN−102S,103S,104S,1012,1025,1027、東都化成(株)製 YDCN701,702,703,704などが挙げられる。多官能エポキシ樹脂としては、油化シェルエポキシ(株)製 Epon 1031S、チバスペシャリティーケミカルズ社製 アラルダイト0163、ナガセ化成(株)製 デナコールEX−611,614,614B,622,512,521,421,411,321などが挙げられる。アミン型エポキシ樹脂としては、油化シェルエポキシ(株)製 エピコート604、東都化成(株)製 YH−434、三菱ガス化学(株)製 TETRAD−X,TETRAD−C、住友化学(株)製 ELM−120などが挙げられる。複素環含有エポキシ樹脂としては、チバスペシャリティーケミカルズ社製 アラルダイトPT810等の、UCC社製 ERL4234,4299,4221,4206などが挙げられる。これらのエポキシ樹脂は、単独でまたは2種類以上を組み合わせても、使用することができる。   As such an epoxy resin, as bisphenol A type epoxy resin, Epicoat 807, 815, 825, 827, 828, 834, 1001, 1004, 1007, 1009 manufactured by Yuka Shell Epoxy Co., Ltd., DER- manufactured by Dow Chemical Co., Ltd. 330, 301, 361, YD8125, YDF8170 manufactured by Tohto Kasei Co., Ltd. and the like. Examples of phenol novolac type epoxy resins include Epicoat 152,154 manufactured by Yuka Shell Epoxy Co., Ltd., EPPN-201 manufactured by Nippon Kayaku Co., Ltd., DEN-438 manufactured by Dow Chemical Co., Ltd., and o-cresol novolac type epoxy resin. Examples of the resin include EOCN-102S, 103S, 104S, 1012, 1025, and 1027 manufactured by Nippon Kayaku Co., Ltd., YDCN701, 702, 703, and 704 manufactured by Toto Kasei Co., Ltd. As the polyfunctional epoxy resin, Epon 1031S manufactured by Yuka Shell Epoxy Co., Ltd., Araldite 0163 manufactured by Ciba Specialty Chemicals Co., Ltd., Denacor EX-611, 614, 614B, 622, 512, 521, 421 manufactured by Nagase Chemical Co., Ltd. 411, 321 and the like. As an amine type epoxy resin, Epicod 604 manufactured by Yuka Shell Epoxy Co., Ltd., YH-434 manufactured by Toto Kasei Co., Ltd., TETRAD-X, TETRAD-C manufactured by Mitsubishi Gas Chemical Co., Ltd., ELM manufactured by Sumitomo Chemical Co., Ltd. -120 and the like. Examples of the heterocyclic ring-containing epoxy resin include ERL4234, 4299, 4221, and 4206 manufactured by UCC, such as Araldite PT810 manufactured by Ciba Specialty Chemicals. These epoxy resins can be used alone or in combination of two or more.

本発明の(A)成分にはエポキシ樹脂硬化剤を使用することもできる。エポキシ樹脂硬化剤としては、通常用いられている公知の硬化剤を使用することができる。たとえば、アミン類、ポリアミド、酸無水物、ポリスルフィド、三フッ化ホウ素、ビスフェノールA、ビスフェノールF,ビスフェノールSのようなフェノール性水酸基を1分子中に2個以上有するビスフェノール類、フェノールノボラック樹脂、ビスフェノールAノボラック樹脂またはクレゾールノボラック樹脂などのフェノール樹脂などが挙げられる。特に吸湿時の耐電食性に優れる点で、フェノールノボラック樹脂、ビスフェノールAノボラック樹脂またはクレゾールノボラック樹脂などのフェノール樹脂が好ましい。   An epoxy resin curing agent can also be used for the component (A) of the present invention. As an epoxy resin hardening | curing agent, the well-known hardening | curing agent used normally can be used. For example, bisphenols having two or more phenolic hydroxyl groups in one molecule such as amines, polyamides, acid anhydrides, polysulfides, boron trifluoride, bisphenol A, bisphenol F, and bisphenol S, phenol novolac resins, bisphenol A Examples thereof include phenolic resins such as novolak resin or cresol novolak resin. Phenol resins such as phenol novolac resin, bisphenol A novolak resin, and cresol novolac resin are particularly preferable in terms of excellent electric corrosion resistance when absorbing moisture.

好ましいフェノール樹脂硬化剤としては、たとえば、大日本インキ化学工業(株)製、商品名:プライオーフェンLF2882、プライオーフェンLF2822、プライオーフェンLF4871、プライオーフェンTD−2090、プライオーフェンTD−2149、プライオーフェンVH−4150、プライオーフェンVH4170などが挙げられる。   Preferred phenol resin curing agents include, for example, Dainippon Ink & Chemicals, Inc., trade names: Pryofen LF2882, Pryofen LF2822, Pryofen LF4871, Pryofen TD-2090, Pryofen TD-2149, Pryofen VH -4150, priofen VH4170, and the like.

本発明において、エポキシ樹脂を主成分とする熱硬化性成分の使用量は、(A)成分の総量中15〜85重量%であり、好ましくは15〜80重量%であり、より好ましくは20〜80重量%であり、特に好ましくは20〜75重量%である。架橋性官能基を含む重量平均分子量の使用量が15重量%未満だと、得られる樹脂層の耐熱性及び流動性が低下する可能性が有り、85重量%を超えると得られる樹脂層の可とう性が低下する可能性がある。   In this invention, the usage-amount of the thermosetting component which has an epoxy resin as a main component is 15 to 85 weight% in the total amount of (A) component, Preferably it is 15 to 80 weight%, More preferably, it is 20 to 80% by weight, particularly preferably 20 to 75% by weight. If the use amount of the weight average molecular weight containing a crosslinkable functional group is less than 15% by weight, the heat resistance and fluidity of the resulting resin layer may be lowered. The flexibility may be reduced.

本発明の(B)フィラーとしては特に制限が無く、例えば、結晶性シリカ、非晶性シリカ、酸化アルミニウム、炭酸カルシウム、炭酸マグネシウム、窒化アルミニウム、窒化ホウ素等を使用することができる。また無機フィラーが好ましい。   There is no restriction | limiting in particular as (B) filler of this invention, For example, crystalline silica, amorphous silica, aluminum oxide, calcium carbonate, magnesium carbonate, aluminum nitride, boron nitride etc. can be used. Inorganic fillers are preferred.

フィラーの使用量は、(A)樹脂の全総量100重量部に対して1〜300重量部であり、好ましくは2〜300重量部であり、より好ましくは2〜250重量部であり、特に好ましくは3〜250重量部である。フィラーの使用量が1重量部未満だと得られる半導体素子裏面保護用フィルムが軟らかくなってダイシング時のチッピングが多くなる可能性があり、300重量部を超えると得られる半導体素子裏面保護用フィルムと半導体基板との密着性が低下する可能性がある。   The amount of the filler used is 1 to 300 parts by weight, preferably 2 to 300 parts by weight, more preferably 2 to 250 parts by weight, particularly preferably 100 parts by weight of the total amount of (A) resin. Is 3 to 250 parts by weight. If the amount of filler used is less than 1 part by weight, the resulting semiconductor element back surface protective film may become soft and chipping during dicing may increase. Adhesion with a semiconductor substrate may be reduced.

本発明の(C)着色剤としては特に制限が無く、例えば、カーボンブラック、黒鉛、チタンカーボン、二酸化マンガン、フタロシアニン系等の顔料あるいは染料を使用することができるが、分散性、レーザーマーキング性を考慮すると、カーボンブラック等の白色以外の無機フィラーが好ましい。着色剤の使用量は(A)樹脂の全総量100重量部に対して0.1〜10重量部であり、好ましくは0.2〜8重量部であり、より好ましくは0.3〜6重量部であり、特に好ましくは0.5〜5重量部である。着色剤の使用量が0.1重量部未満だとフィルムへの着色が十分で無く、レーザーマーキング後の視認性が悪くなる傾向があり、着色剤の使用量が10重量部を超えると得られる半導体素子裏面保護用フィルムと半導体基板との密着性が低下する可能性がある。   The colorant (C) of the present invention is not particularly limited, and for example, pigments or dyes such as carbon black, graphite, titanium carbon, manganese dioxide, and phthalocyanine can be used. In consideration, inorganic fillers other than white such as carbon black are preferable. The amount of the colorant used is 0.1 to 10 parts by weight, preferably 0.2 to 8 parts by weight, more preferably 0.3 to 6 parts by weight based on 100 parts by weight of the total amount of the resin (A). Part, particularly preferably 0.5 to 5 parts by weight. When the amount of the colorant used is less than 0.1 parts by weight, the film is not sufficiently colored, and the visibility after laser marking tends to deteriorate, and when the amount of the colorant used exceeds 10 parts by weight, it is obtained. There is a possibility that the adhesion between the semiconductor element back surface protective film and the semiconductor substrate may be lowered.

本発明において、樹脂層にはカップリング剤等の添加剤を添加してもよい。カップリング剤としては、シラン系、チタン系、アルミニウム系などが挙げられるが、シラン系カップリング剤が最も好ましい。 In the present invention, an additive such as a coupling agent may be added to the resin layer. Examples of the coupling agent include silane-based, titanium-based, and aluminum-based, and silane-based coupling agents are most preferable.

シラン系カップリング剤としては、特に制限は無く、例えば、ビニルトリクロルシラン、ビニルトリス(β−メトキシエトキシ)シラン、ビニルトリエトキシシラン、ビニルトリメトキシシラン、γ−メタクリロキシプロピルトリメトキシシラン、γ−メタクリロキシプロピルメチルジメトキシシラン、β−(3,4−エポキシシクロヘキシル)エチルトリメトキシシラン、γ−グリシドキシプロピルトリメトキシシラン、γ−グリシドキシプロピルメチルジメトキシシラン、γ−グリシドキシプロピルメチルジエトキシシラン、N−β(アミノエチル)γ−アミノプロピルトリメトキシシラン、N−β(アミノエチル)γ−アミノプロピルメチルジメトキシシラン、γ−アミノプロピルトリエトキシシラン、N‐フェニル−γ−アミノプロピルトリメトキシシラン、γ−メルカプトプロピルトリメトキシシラン、γ−メルカプトプロピルトリエトキシシラン、3−アミノプロピルメチルジエトキシシラン、3−ウレイドプロピルトリエトキシシラン、3−ウレイドプロピルトリメトキシシラン、3−アミノプロピルトリメトキシシラン、3−アミノプロピル−トリス(2−メトキシ−エトキシ−エトキシ)シラン、N−メチル−3−アミノプロピルトリメトキシシラン、トリアミノプロピル−トリメトキシシラン、3−4,5−ジヒドロイミダゾール−1−イル−プロピルトリメトキシシラン、3−メタクリロキシプロピル−トリメトキシシラン、3−メルカプトプロピル−メチルジメトキシシラン、3−クロロプロピル−メチルジメトキシシラン、3−クロロプロピル−ジメトキシシラン、3−シアノプロピル−トリエトキシシラン、ヘキサメチルジシラザン、N,o−ビス(トリメチルシリル)アセトアミド、メチルトリメトキシシラン、メチルトリエトキシシラン、エチルトリクロロシラン、n−プロピルトリメトキシシラン、イソブチルトリメトキシシラン、アミルトリクロロシラン、オクチルトリエトキシシラン、フェニルトリメトキシシラン、フェニルトリエトキシシラン、メチルトリ(メタクリロイルオキエトキシ)シラン、メチルトリ(グリシジルオキシ)シラン、N−β(N−ビニルベンジルアミノエチル)−γ−アミノプロピルトリメトキシシラン、オクタデシルジメチル〔3−(トリメトキシシリル)プロピル〕アンモニウムクロライド、γ−クロロプロピルメチルジクロロシラン、γ−クロロプロピルメチルジメトキシシラン、γ−クロロプロピルメチルジエトキシシラン、トリメチルシリルイソシアネート、ジメチルシリルイソシアネート、メチルシリルトリイソシアネート、ビニルシリルトリイソシアネート、フェニルシリルトリイソシアネート、テトライソシアネートシラン、エトキシシランイソシアネートなどを使用することができ、これらの1種又は2種以上を併用することもできる。   The silane coupling agent is not particularly limited, and examples thereof include vinyltrichlorosilane, vinyltris (β-methoxyethoxy) silane, vinyltriethoxysilane, vinyltrimethoxysilane, γ-methacryloxypropyltrimethoxysilane, and γ-methacrylate. Roxypropylmethyldimethoxysilane, β- (3,4-epoxycyclohexyl) ethyltrimethoxysilane, γ-glycidoxypropyltrimethoxysilane, γ-glycidoxypropylmethyldimethoxysilane, γ-glycidoxypropylmethyldiethoxy Silane, N-β (aminoethyl) γ-aminopropyltrimethoxysilane, N-β (aminoethyl) γ-aminopropylmethyldimethoxysilane, γ-aminopropyltriethoxysilane, N-phenyl-γ-aminopropyltri Toxisilane, γ-mercaptopropyltrimethoxysilane, γ-mercaptopropyltriethoxysilane, 3-aminopropylmethyldiethoxysilane, 3-ureidopropyltriethoxysilane, 3-ureidopropyltrimethoxysilane, 3-aminopropyltrimethoxysilane 3-aminopropyl-tris (2-methoxy-ethoxy-ethoxy) silane, N-methyl-3-aminopropyltrimethoxysilane, triaminopropyl-trimethoxysilane, 3-4,5-dihydroimidazol-1-yl -Propyltrimethoxysilane, 3-methacryloxypropyl-trimethoxysilane, 3-mercaptopropyl-methyldimethoxysilane, 3-chloropropyl-methyldimethoxysilane, 3-chloropropyl-dimethoxysilane 3-cyanopropyl-triethoxysilane, hexamethyldisilazane, N, o-bis (trimethylsilyl) acetamide, methyltrimethoxysilane, methyltriethoxysilane, ethyltrichlorosilane, n-propyltrimethoxysilane, isobutyltrimethoxysilane, Amyltrichlorosilane, octyltriethoxysilane, phenyltrimethoxysilane, phenyltriethoxysilane, methyltri (methacryloyloxyethoxy) silane, methyltri (glycidyloxy) silane, N-β (N-vinylbenzylaminoethyl) -γ-aminopropyl Trimethoxysilane, octadecyldimethyl [3- (trimethoxysilyl) propyl] ammonium chloride, γ-chloropropylmethyldichlorosilane, γ-chloropropylmethyl Methoxysilane, γ-chloropropylmethyldiethoxysilane, trimethylsilyl isocyanate, dimethylsilyl isocyanate, methylsilyl triisocyanate, vinylsilyl triisocyanate, phenylsilyl triisocyanate, tetraisocyanate silane, ethoxysilane isocyanate, etc. can be used. These may be used alone or in combination of two or more.

チタン系カップリング剤としては、特に制限は無く、例えば、イソプロピルトリオクタノイルチタネート、イソプロピルジメタクリルイソステアロイルチタネート、イソプロピルトリドデシルベンゼンスルホニルチタネート、イソプロピルイソステアロイルジアクリルチタネート、イソプロピルトリ(ジオクチルホスフェート)チタネート、イソプロピルトリクミルフェニルチタネート、イソプロピルトリス(ジオクチルパイロホスフェート)チタネート、イソプロピルトリス(n−アミノエチル)チタネート、テトライソプロピルビス(ジオクチルホスファイト)チタネート、テトラオクチルビス(ジトリデシルホスファイト)チタネート、テトラ(2,2−ジアリルオキシメチル−1−ブチル)ビス(ジトリデシル)ホスファイトチタネート、ジクミルフェニルオキシアセテートチタネート、ビス(ジオクチルパイロホスフェート)オキシアセテートチタネート、テトライソプロピルチタネート、テトラノルマルブチルチタネート、ブチルチタネートダイマー、テトラ(2−エチルヘキシル)チタネート、チタンアセチルアセトネート、ポリチタンアエチルアセトネート、チタンオクチレングリコレート、チタンラクテートアンモニウム塩、チタンラクテート、チタンラクテートエチルエステル、チタンチリエタノールアミネート、ポリヒドロキシチタンステアレート、テトラメチルオルソチタネート、テトラエチルオルソチタネート、テタラプロピルオルソチタネート、テトライソブチルオルソチタネート、ステアリルチタネート、クレシルチタネートモノマー、クレシルチタネートポリマー、ジイソプロポキシ−ビス(2,4−ペンタジオネート)チタニウム(IV)、ジイソプロピル−ビス−トリエタノールアミノチタネート、オクチレングリコールチタネート、テトラ−n−ブトキシチタンポリマー、トリ−n−ブトキシチタンモノステアレートポリマー、トリ−n−ブトキシチタンモノステアレートなどを使用することができ、これらの1種又は2種以上を併用することもできる。   The titanium-based coupling agent is not particularly limited. For example, isopropyl trioctanoyl titanate, isopropyl dimethacrylisostearoyl titanate, isopropyl tridodecylbenzenesulfonyl titanate, isopropyl isostearoyl diacryl titanate, isopropyl tri (dioctyl phosphate) titanate, Isopropyltricumylphenyl titanate, isopropyltris (dioctylpyrophosphate) titanate, isopropyltris (n-aminoethyl) titanate, tetraisopropylbis (dioctylphosphite) titanate, tetraoctylbis (ditridecylphosphite) titanate, tetra (2, 2-Diallyloxymethyl-1-butyl) bis (ditridecyl) phosphite titane , Dicumylphenyloxyacetate titanate, bis (dioctylpyrophosphate) oxyacetate titanate, tetraisopropyl titanate, tetranormal butyl titanate, butyl titanate dimer, tetra (2-ethylhexyl) titanate, titanium acetylacetonate, polytitanium acetate Nitrate, Titanium Octylene Glycolate, Titanium Lactate Ammonium Salt, Titanium Lactate, Titanium Lactate Ethyl Ester, Titanium Chileethanol Aminate, Polyhydroxy Titanium Stearate, Tetramethyl Orthotitanate, Tetraethyl Orthotitanate, Tetarapropyl Orthotitanate, Tetraisobutyl Ortho Titanate, stearyl titanate, cresyl titanate monomer, cresyl Nate polymer, diisopropoxy-bis (2,4-pentadionate) titanium (IV), diisopropyl-bis-triethanolamino titanate, octylene glycol titanate, tetra-n-butoxytitanium polymer, tri-n-butoxytitanium A monostearate polymer, tri-n-butoxytitanium monostearate, etc. can be used, and these 1 type (s) or 2 or more types can also be used together.

アルミニウム系カップリング剤としては、特に制限は無く、例えば、エチルアセトアセテートアルミニウムジイソプロピレート、アルミニウムトイス(エチルアセトアセテート)、アルキルアセトアセテートアルミニウムジイソプロピレート、アルミニウムモノアセチルアセテートビス(エチルアセトアセテート)、アルミニウムトリス(アセチルアセトネート)、アルミニウム=モノイソプロポキシモノオレオキシエチルアセトアセテート、アルミニウム−ジ−n−ブトキシド−モノ−エチルアセトアセテート、アルミニウム−ジ−イソ−プロポキシド−モノ−エチルアセトアセテート等のアルミニウムキレート化合物、アルミニウムイソプロピレート、モノ−sec−ブトキシアルミニウムジイソプロピレート、アルミニウム−sec−ブチレート、アルミニウムエチレート等のアルミニウムアルコレートなどを使用することができ、これらの1種又は2種以上を併用することもできる。   The aluminum coupling agent is not particularly limited. For example, ethyl acetoacetate aluminum diisopropylate, aluminum toys (ethyl acetoacetate), alkyl acetoacetate aluminum diisopropylate, aluminum monoacetylacetate bis (ethyl acetoacetate), Aluminum tris (acetylacetonate), aluminum = monoisopropoxymonooroxyethyl acetoacetate, aluminum-di-n-butoxide-mono-ethylacetoacetate, aluminum-di-iso-propoxide-mono-ethylacetoacetate, etc. Aluminum chelate compound, aluminum isopropylate, mono-sec-butoxyaluminum diisopropylate, aluminum-sec- Chireto, aluminum alcoholates of aluminum ethylate or the like can be used, may be used in combination one or more of them.

上記の添加剤は(A)樹脂の全総量100重量部に対して、50重量部以下の配合量にすることが好ましい。上記添加剤の添加量が50重量部より多いと、得られる半導体素子裏面保護用フィルムの耐熱性が低下する可能性がある。   The additive is preferably used in an amount of 50 parts by weight or less based on 100 parts by weight of the total amount of the resin (A). When there is more addition amount of the said additive than 50 weight part, the heat resistance of the film for semiconductor element back surface protection obtained may fall.

本発明の半導体素子裏面保護用フィルムを構成する基材層の厚さは5〜300μmが好ましく、より好ましくは5〜200μmであり、特に好ましくは5〜100μmであり、最も好ましくは10〜100μmである。基材層の厚さが5μm未満ではフィルム作製時の強度不足によりフィルム自体が作製できない可能性が有り、フィルムの厚さが300μmを超えても特に利点は無く、フィルム自体が高価になる可能性が有る。   As for the thickness of the base material layer which comprises the film for semiconductor element back surface protection of this invention, 5-300 micrometers is preferable, More preferably, it is 5-200 micrometers, Especially preferably, it is 5-100 micrometers, Most preferably, it is 10-100 micrometers. is there. If the thickness of the substrate layer is less than 5 μm, the film itself may not be produced due to insufficient strength during film production. If the film thickness exceeds 300 μm, there is no particular advantage, and the film itself may be expensive. There is.

基材層として使用しる材料としては特に制限が無く、ポリテトラフルオロエチレンフィルム、ポリエチレンテレフタレートフィルム、ポリエチレンフィルム、ポリプロピレンフィルム、ポリメチルペンテンフィルム、ポリエチレンナフタレートフィルム、ポリエーテルスルフォンフィルム、ポリエーテルアミドフィルム、ポリエーテルアミドイミドフィルム、ポリアミドフィルム、ポリアミドイミドフィルム、ポリイミドフィルム等のプラスチックフィルムを使用できる。また、必要に応じて、プライマー塗布、UV処理、コロナ放電処理、研磨処理、エッチング処理、離型処理等の表面処理を行っても良い。   There are no particular restrictions on the material used as the base material layer. Polytetrafluoroethylene film, polyethylene terephthalate film, polyethylene film, polypropylene film, polymethylpentene film, polyethylene naphthalate film, polyethersulfone film, polyetheramide film A plastic film such as a polyetheramideimide film, a polyamide film, a polyamideimide film, or a polyimide film can be used. If necessary, surface treatment such as primer application, UV treatment, corona discharge treatment, polishing treatment, etching treatment, mold release treatment, etc. may be performed.

本発明の半導体素子裏面保護用フィルムを構成する樹脂層の厚さは5〜500μmが好ましく、より好ましくは5〜400μmであり、特に好ましくは10〜400μmである。樹脂層の厚さが5μm未満だと、半導体素子との密着性が低下する可能性があり、500μmを超えると半導体素子の厚さが増えてパッケージ設計の障害になる可能性がある。   As for the thickness of the resin layer which comprises the film for semiconductor element back surface protections of this invention, 5-500 micrometers is preferable, More preferably, it is 5-400 micrometers, Most preferably, it is 10-400 micrometers. If the thickness of the resin layer is less than 5 μm, the adhesion to the semiconductor element may be reduced, and if it exceeds 500 μm, the thickness of the semiconductor element may increase, which may hinder package design.

本発明の半導体素子裏面保護用フィルムを構成する保護層の厚さは5〜300μmが好ましく、より好ましくは5〜200μmであり、特に好ましくは5〜100μmであり、最も好ましくは10〜100μmである。保護層の厚さが5μm未満ではフィルム作製時の強度不足により十分に保護できない可能性が有り、フィルムの厚さが300μmを超えても特に利点は無く、フィルム自体が高価になる可能性が有る。   The thickness of the protective layer constituting the semiconductor element back surface protective film of the present invention is preferably 5 to 300 μm, more preferably 5 to 200 μm, particularly preferably 5 to 100 μm, and most preferably 10 to 100 μm. . If the thickness of the protective layer is less than 5 μm, there is a possibility that the film cannot be sufficiently protected due to insufficient strength at the time of film production. If the thickness of the film exceeds 300 μm, there is no particular advantage, and the film itself may be expensive. .

保護層として使用しる材料としては特に制限が無く、ポリテトラフルオロエチレンフィルム、ポリエチレンテレフタレートフィルム、ポリエチレンフィルム、ポリプロピレンフィルム、ポリメチルペンテンフィルム、ポリエチレンナフタレートフィルム、ポリエーテルスルフォンフィルム、ポリエーテルアミドフィルム、ポリエーテルアミドイミドフィルム、ポリアミドフィルム、ポリアミドイミドフィルム、ポリイミドフィルム等のプラスチックフィルムを使用できる。また、必要に応じて、プライマー塗布、UV処理、コロナ放電処理、研磨処理、エッチング処理、離型処理等の表面処理を行っても良い。   There are no particular restrictions on the material used as the protective layer, polytetrafluoroethylene film, polyethylene terephthalate film, polyethylene film, polypropylene film, polymethylpentene film, polyethylene naphthalate film, polyethersulfone film, polyetheramide film, A plastic film such as a polyetheramideimide film, a polyamide film, a polyamideimide film, and a polyimide film can be used. If necessary, surface treatment such as primer application, UV treatment, corona discharge treatment, polishing treatment, etching treatment, mold release treatment, etc. may be performed.

本発明の半導体素子裏面保護用フィルムを構成する樹脂層は硬化した後の35℃での動的粘弾性測定装置における貯蔵弾性率が200〜6000MPaであることが好ましく、より好ましくは300〜6000MPaであり、さらに好ましくは500〜6000MPaであり、特に好ましくは1000〜5000MPaである。また硬化条件としては、170℃で1時間が好ましい。貯蔵弾性率が100MPa未満だとダイシング時にチッピングが発生し易くなる可能性があり、6000MPaを超えると半導体素子との密着性が低下する可能性がある。   The resin layer constituting the semiconductor element back surface protective film of the present invention preferably has a storage elastic modulus of 200 to 6000 MPa, more preferably 300 to 6000 MPa in a dynamic viscoelasticity measuring apparatus at 35 ° C. after curing. More preferably 500 to 6000 MPa, and particularly preferably 1000 to 5000 MPa. Further, the curing condition is preferably 1 hour at 170 ° C. If the storage elastic modulus is less than 100 MPa, chipping may easily occur during dicing, and if it exceeds 6000 MPa, adhesion to a semiconductor element may be reduced.

この弾性率は、例えば、フィラーの充填量を増やしたり、多官能エポキシ樹脂を使用して樹脂層の橋架け密度を向上させることによって大きくすることができる。   This elastic modulus can be increased, for example, by increasing the filling amount of the filler or improving the crosslink density of the resin layer using a polyfunctional epoxy resin.

半導体素子裏面保護用フィルムは、例えば、基材層上に樹脂層のワニスを塗布した後、加熱乾燥することによって溶剤を除去することによって作製することができる。その時の加熱乾燥条件は、使用する樹脂層の成分や溶剤の種類によって異なるが、一般的には60〜200℃の温度で3〜30分間加熱するものである。ワニスの塗布、溶剤乾燥する方法には特に制限が無いが、作業性等を考慮すると、マルチコーターを使用して塗工するのが好ましい。   The film for protecting the back surface of a semiconductor element can be produced, for example, by applying a resin layer varnish on a base material layer and then removing the solvent by heating and drying. The heating and drying conditions at that time vary depending on the components of the resin layer used and the type of solvent, but are generally heated at a temperature of 60 to 200 ° C. for 3 to 30 minutes. There are no particular restrictions on the method of applying the varnish and drying the solvent, but in consideration of workability and the like, it is preferable to apply using a multi-coater.

本発明の半導体素子裏面保護用フィルムの形態及び使用例に関して図を用いて説明する。   The form and usage example of the semiconductor element back surface protective film of the present invention will be described with reference to the drawings.

図1は、基材層1及び樹脂層2からなる半導体素子裏面保護用フィルムであり、図2は基材層1、樹脂層2及び保護層3からなる半導体素子裏面保護用フィルムである。図1あるいは図2からなる半導体素子裏面保護用フィルムを、図1の場合はそのまま半導体基板4の裏面に樹脂層2が接するように、図2の場合は保護層3をはく離した後、半導体基板4の裏面に樹脂層2が接するようにラミネートする(図3)。加熱によって樹脂層を硬化させた後、はんだボールを搭載する工程、半導体基板4の樹脂層2側にダイシングテープ5をラミネートする工程(図4)、半導体基板4を所定の大きさにダイシングする工程(図5)、樹脂層2とダイシングテープ5をはく離して樹脂層付き半導体素子6を得る工程を経て半導体パッケージ(図7)を得ることができる。上記半導体基板4としては、特に制限はないが、例えば、シリコンウエハ等が挙げられる。   FIG. 1 is a film for protecting a semiconductor element back surface comprising a substrate layer 1 and a resin layer 2, and FIG. 2 is a film for protecting a semiconductor element back surface comprising a substrate layer 1, a resin layer 2 and a protective layer 3. The semiconductor element back surface protective film of FIG. 1 or FIG. 2 is peeled off from the protective layer 3 in the case of FIG. 2 so that the resin layer 2 is in contact with the back surface of the semiconductor substrate 4 in the case of FIG. 4 is laminated so that the resin layer 2 is in contact with the back surface of FIG. After the resin layer is cured by heating, a step of mounting solder balls, a step of laminating the dicing tape 5 on the resin layer 2 side of the semiconductor substrate 4 (FIG. 4), and a step of dicing the semiconductor substrate 4 to a predetermined size (FIG. 5) A semiconductor package (FIG. 7) can be obtained through a process of peeling the resin layer 2 and the dicing tape 5 to obtain the semiconductor element 6 with a resin layer. Although there is no restriction | limiting in particular as the said semiconductor substrate 4, For example, a silicon wafer etc. are mentioned.

上記のような方法で半導体パッケージを作製した後、一般的には、半導体素子裏面保護用フィルム側からYAGレーザー等を照射し、製品を識別するための識別情報を表示する。   After the semiconductor package is manufactured by the method as described above, generally, YAG laser or the like is irradiated from the semiconductor element back surface protection film side to display identification information for identifying the product.

半導体ウエハ4の裏面に樹脂層2が接するようにラミネートする工程は、半導体素子に負荷を与えず、作業性に優れる点で、半導体素子へのラミネート温度が180℃以下であることが好ましく、140℃以下であることがより好ましく、120℃以下であることが好ましい。   In the step of laminating so that the resin layer 2 is in contact with the back surface of the semiconductor wafer 4, the laminating temperature to the semiconductor element is preferably 180 ° C. or less from the viewpoint of excellent workability without applying a load to the semiconductor element. More preferably, it is 120 degrees C or less.

裏面保護された半導体パッケージを得る方法としては、上述したフィルムラミネートによる方法に限らず、半導体素子に直接半導体素子裏面保護用フィルムをヒートプレスで接着する方法、半導体素子裏面保護用フィルムを形成するワニスを半導体基板上にスピンコーター、あるいはバーコーター等によって塗布した後加熱乾燥して、半導体基板上に直接性膜することもできる。なお、この時のスピンコート、バーコート及び加熱乾燥条件は、使用する樹脂層の成分や溶剤の種類によって異なる。   The method for obtaining the back surface-protected semiconductor package is not limited to the above-described film lamination method, but a method of directly bonding a semiconductor element back surface protection film to a semiconductor element by heat press, and a varnish for forming a semiconductor element back surface protection film Can be coated on a semiconductor substrate by a spin coater, a bar coater or the like and then dried by heating to form a direct film on the semiconductor substrate. The spin coating, bar coating, and heat drying conditions at this time vary depending on the resin layer components and the type of solvent used.

本発明の半導体素子裏面保護用フィルムで裏面保護することによって得られる半導体素子は、裏面保護性及びレーザーマーキング性に優れるため、種々の半導体装置に使用することができる。   Since the semiconductor element obtained by protecting the back surface with the film for protecting a back surface of a semiconductor element of the present invention is excellent in back surface protection and laser marking properties, it can be used in various semiconductor devices.

以下、本発明を実施例によって詳細に説明するが、本発明はこれらに限定されるものではない。   EXAMPLES Hereinafter, although an Example demonstrates this invention in detail, this invention is not limited to these.

(実施例1)
ビスフェノールF型エポキシ樹脂(東都化成株式会社製商品名:YD−8170C、エポキシ当量:160)30重量部、クレゾールノボラック型エポキシ樹脂(東都化成株式会社製商品名:YDCN−703、エポキシ当量:210)10重量部、フェノールノボラック樹脂(大日本インキ化学工業株式会社製商品名:プライオーフェンLF4871)27重量部、エポキシ基含有アクリルゴム(ナガセケムテックス株式会社製商品名:HHTR−860P−3DR、重量平均分子量:80万、Tg:−7℃)28重量部、1−シアノ−1−フェニルイミダゾール(四国化成工業株式会社製商品名:キュアゾール2PZ−CN)0.1重量部、シリカフィラー(アドマファイン株式会社商品名:SO−C2、比重:2.2g/cm)95重量部、γ−メルカプトプロピルトリメトキシシラン(日本ユニカー社製商品名:A−189)0.25重量部、γ−ウレイドプロピルトリメトキシシラン(日本ユニカー社製商品名:A−1160)0.25重量部及び樹脂系加工顔料(山陽色素株式会社製商品名:FP BLACK 308、カーボンブラック含有率:29.0重量%)3.3重量部からなる組成物にシクロヘキサノンを加えて攪拌混合し、真空脱気して不揮発分(以降NVと略記する)約30%のワニスを得た。なおNVの測定方法は下記の通りとした。
NV(%)=(加熱乾燥後のワニス量(g)/加熱乾燥前のワニス量(g))×100
乾燥条件:170℃−1時間
Example 1
30 parts by weight of bisphenol F type epoxy resin (trade name: YD-8170C, epoxy equivalent: 160 manufactured by Toto Kasei Co., Ltd.), cresol novolac type epoxy resin (trade name: YDCN-703, epoxy equivalent: 210 manufactured by Toto Kasei Co., Ltd.) 10 parts by weight, 27 parts by weight of phenol novolac resin (Dainippon Ink Chemical Co., Ltd., trade name: Praiofen LF4871), epoxy group-containing acrylic rubber (trade name, manufactured by Nagase ChemteX Corporation: HHTR-860P-3DR, weight average) Molecular weight: 800,000, Tg: −7 ° C., 28 parts by weight, 1-cyano-1-phenylimidazole (trade name: Curesol 2PZ-CN) manufactured by Shikoku Kasei Kogyo Co., Ltd., silica filler (Admafine stock) company product name: SO-C2, specific gravity: 2.2g / cm 3) 9 Parts by weight, γ-mercaptopropyltrimethoxysilane (trade name: A-189 manufactured by Nihon Unicar), 0.25 parts by weight, γ-ureidopropyltrimethoxysilane (trade name: A-1160, manufactured by Nihon Unicar) 0.25 Cyclohexanone is added to a composition consisting of 3.3 parts by weight and 3.3 parts by weight of resin-based processed pigment (trade name: FP BLACK 308, carbon black content: 29.0% by weight, manufactured by Sanyo Dye Co., Ltd.), and mixed with stirring. Deaeration was performed to obtain a varnish having a nonvolatile content (hereinafter abbreviated as NV) of about 30%. The NV measurement method was as follows.
NV (%) = (Amount of varnish after heat drying (g) / Amount of varnish before heat drying (g)) × 100
Drying conditions: 170 ° C. for 1 hour

得られたワニスを基材層(帝人デュポンフィルム株式会社商品名:ピューレックスA31B、表面離型処理ポリエチレンテレフタレートフィルム、膜厚:38μm)上に塗布し、90℃、5分及び110℃、5分間加熱乾燥して、膜厚が25μmの塗膜とし、Bステージ状態のフィルムAを得た。   The obtained varnish was applied onto a base material layer (Teijin DuPont Films, Inc., trade name: PUREX A31B, surface release-treated polyethylene terephthalate film, film thickness: 38 μm), 90 ° C., 5 minutes and 110 ° C., 5 minutes. The film was dried by heating to obtain a film having a film thickness of 25 μm, and a film A in a B-stage state was obtained.

得られたフィルムAを170℃で1時間硬化後、動的粘弾性スペクトロメーター(レオロジー社製、DVE−4型)により、引張り弾性率(35℃、10Hz)及びガラス転移温度(周波数10Hz、昇温速度2℃/min)を測定した。 After the obtained film A was cured at 170 ° C. for 1 hour, the tensile elastic modulus (35 ° C., 10 Hz) and the glass transition temperature (frequency 10 Hz, ascending) were measured with a dynamic viscoelastic spectrometer (DVE-4 type, manufactured by Rheology). The temperature rate was 2 ° C./min).

また、示差熱天秤(セイコーインスツルメント株式会社製、SSC5200型)により下記条件で熱分解開始温度を測定した。
昇温速度:10℃/min,雰囲気:空気
Moreover, the thermal decomposition start temperature was measured on the following conditions with the differential thermal balance (the Seiko Instruments Inc. make, SSC5200 type | mold).
Temperature increase rate: 10 ° C / min, atmosphere: air

また、得られたフィルムAを300μm厚のシリコンウエハ鏡面にホットロールラミネータ(大成ラミネーター株式会社製商品名、VA−400III型)を使用して貼付け(ラミネート条件:80℃、0.2MPa、0.5m/min)、裏面保護用フィルム付きシリコンウエハを得た後、基材層をはく離して樹脂層側にダイシングテープ(古河電気工業株式会社商品名:UC−3004M−80)を貼付けた後、ダイシングカッターを用いて7×7mm角にダイシング、さらに洗浄、乾燥を行い樹脂層付き半導体素子を得た。この際、半導体素子側面クラックを観察してダイシング性を評価した(クラック発生素子数/観察素子数)。   Further, the obtained film A was attached to a mirror surface of a 300 μm thick silicon wafer using a hot roll laminator (trade name, VA-400III type, manufactured by Taisei Laminator Co., Ltd.) (lamination conditions: 80 ° C., 0.2 MPa, 0.005 μm) 5 m / min), after obtaining a silicon wafer with a back surface protective film, after peeling off the base material layer and pasting a dicing tape (Furukawa Electric Co., Ltd., trade name: UC-3004M-80) on the resin layer side, Dicing was performed into 7 × 7 mm square using a dicing cutter, and further washing and drying were performed to obtain a semiconductor element with a resin layer. At this time, the dicing property was evaluated by observing side cracks on the semiconductor element (number of crack generation elements / number of observation elements).

上記によって得られた7×7mm角樹脂層付き半導体素子の樹脂層側を、42アロイ基板(日立金属株式会社製商品名、42 アロイバン、0.15t×35×25mm)に熱圧着(160℃、0.1MPa、5秒)し、170℃で1時間硬化後、ダイシェア強度(図7)を測定し、密着強度を評価した。   The resin layer side of the semiconductor element with a 7 × 7 mm square resin layer obtained as described above was thermocompression-bonded (160 ° C., 42 alloy substrate (trade name, manufactured by Hitachi Metals, Ltd., 42 alloy van, 0.15 t × 35 × 25 mm)). 0.1 MPa, 5 seconds), and after curing at 170 ° C. for 1 hour, the die shear strength (FIG. 7) was measured to evaluate the adhesion strength.

さらに、上記170℃で1時間硬化した樹脂層付き半導体素子の樹脂層側に、出力5.0J/パルスのYAGレーザーによってレーザーマーキングを行い視認性を確認した(サンプル数:各100個)。視認性の評価方法は、レーザーマーキング後の表面をスキャナによって画像取り込みを行い、画像処理ソフト(Adobe社製商品名、PHOTSHOP)によってマーキング部分及びその周りの非マーキング部分の2階調化を行う。この操作によって明度によって白黒の256段階に分けられる。次に、マーキング部分が白く、非マーキング部分が黒く表示される「2階調化する境界のしきい値」と、マーキング部分も黒く表示されマーキング/非マーキング部分の境界が無くなる「2階調化する境界のしきい値」の値を求め、その値が40以上である場合に視認性良好であるとし(○)、その差が30以上40未満である場合に視認性がほぼ良好であるとし(△)、その差が30未満である場合に視認性が不良であるとし(×)とした。
以上の評価結果をまとめて表1に示す。
Further, laser marking was performed on the resin layer side of the semiconductor element with a resin layer cured at 170 ° C. for 1 hour using a YAG laser with an output of 5.0 J / pulse to confirm visibility (number of samples: 100 each). In the visibility evaluation method, an image of a surface after laser marking is captured by a scanner, and a marking portion and a non-marking portion around the marking portion are converted into two gradations by image processing software (trade name manufactured by Adobe, PHOSHOP). This operation can be divided into 256 levels of black and white depending on the brightness. Next, the “threshold threshold value for the two gradations” in which the marking part is displayed in white and the non-marking part in black, and the marking part is also displayed in black and the boundary between the marking / non-marking part is eliminated. The threshold value of the boundary to be obtained, and when the value is 40 or more, the visibility is good (◯), and when the difference is 30 or more and less than 40, the visibility is almost good. (Δ), when the difference was less than 30, the visibility was determined to be poor (×).
The above evaluation results are summarized in Table 1.

(実施例2)
ビスフェノールA型エポキシ樹脂(東都化成株式会社製商品名:YD8125、エポキシ当量:175)60重量部、フェノールノボラック型エポキシ樹脂(東都化成株式会社商品名:YDCN703、エポキシ当量:210)5重量部、フェノールノボラック樹脂(大日本インキ化学工業株式会社製商品名:プライオーフェンLF2882)35重量部、エポキシ基含有アクリルゴム(ナガセケムテックス株式会社製商品名:HHTR−860P−3DR、重量平均分子量:80万、Tg:−7℃)230重量部、1−シアノ−1−フェニルイミダゾール(四国化成工業株式会社製商品名:キュアゾール2PZ−CN)0.5重量部、シリカフィラー(アドマファイン株式会社商品名:SO−C2、比重:2.2g/cm)11.4重量部、γ−メルカプトプロピルトリメトキシシラン(日本ユニカー社製商品名:A−189)0.25重量部、γ−ウレイドプロピルトリメトキシシラン(日本ユニカー社製商品名:A−1160)0.25重量部及び樹脂系加工顔料(山陽色素株式会社製商品名:FP BLACK 308、カーボンブラック含有率:29.0重量%)10重量部からなる組成物にシクロヘキサノンを加えて攪拌混合し、真空脱気して不揮発分(以降NVと略記する)約30%のワニスを得た。
(Example 2)
60 parts by weight of bisphenol A type epoxy resin (trade name: YD8125, epoxy equivalent: 175, manufactured by Toto Kasei Co., Ltd.), 5 parts by weight of phenol novolac type epoxy resin (trade name: YDCN703, epoxy equivalent: 210), phenol 35 parts by weight of novolak resin (Dainippon Ink Chemical Co., Ltd., trade name: Priorofen LF2882), epoxy group-containing acrylic rubber (trade name: HHTR-860P-3DR, manufactured by Nagase ChemteX Corporation), weight average molecular weight: 800,000, 230 parts by weight of Tg: −7 ° C., 0.5 part by weight of 1-cyano-1-phenylimidazole (trade name: Curesol 2PZ-CN, manufactured by Shikoku Kasei Kogyo Co., Ltd.), silica filler (trade name: Admafine Corporation: SO) -C2, specific gravity: 2.2g / cm 3) 11.4 double Parts, γ-mercaptopropyltrimethoxysilane (trade name: A-189, manufactured by Nihon Unicar), 0.25 parts by weight, γ-ureidopropyltrimethoxysilane (trade name: A-1160, manufactured by Nihon Unicar), 0.25 weight Parts and resin-based processed pigment (trade name: FP BLACK 308, manufactured by Sanyo Dyeing Co., Ltd., carbon black content: 29.0% by weight) 10 parts by weight of cyclohexanone is added to the mixture, stirred and mixed, and then vacuum degassed. Thus, a varnish having a nonvolatile content (hereinafter abbreviated as NV) of about 30% was obtained.

得られたワニスを基材層(帝人デュポンフィルム株式会社商品名:ピューレックスA31B、表面離型処理ポリエチレンテレフタレートフィルム、膜厚:38μm)上に塗布し、90℃、5分及び110℃、5分間加熱乾燥して、膜厚が25μmの塗膜とし、Bステージ状態のフィルムBを得た。
得られたフィルムBを実施例1と全く同様の条件で評価した。結果をまとめて表1に示す。
The obtained varnish was applied onto a base material layer (Teijin DuPont Films, Inc., trade name: PUREX A31B, surface release-treated polyethylene terephthalate film, film thickness: 38 μm), 90 ° C., 5 minutes and 110 ° C., 5 minutes. Heat drying was carried out, and it was set as the coating film whose film thickness is 25 micrometers, and the film B of the B stage state was obtained.
The obtained film B was evaluated under exactly the same conditions as in Example 1. The results are summarized in Table 1.

(実施例3)
実施例1において、ビスフェノールF型エポキシ樹脂(東都化成株式会社製商品名:YD−8170C、エポキシ当量:160)30重量部をビスフェノールA型エポキシ樹脂(東都化成株式会社製商品名:YD8125、エポキシ当量:175)32.8重量部にした以外が実施例1と全く同様の操作を行い、Bステージ状態のフィルムCを得た。
得られたフィルムCを実施例1と全く同様の条件で評価した。結果をまとめて表1に示す。
(Example 3)
In Example 1, 30 parts by weight of bisphenol F type epoxy resin (trade name: YD-8170C, epoxy equivalent: 160, manufactured by Toto Kasei Co., Ltd.) was added to 30 parts by weight of bisphenol A type epoxy resin (trade name: YD8125, manufactured by Toto Kasei Co., Ltd., epoxy equivalent). 175) Except for using 32.8 parts by weight, the same operation as in Example 1 was performed to obtain a film C in a B-stage state.
The obtained film C was evaluated under exactly the same conditions as in Example 1. The results are summarized in Table 1.

(実施例4)
実施例1において、樹脂系加工顔料(山陽色素株式会社製商品名:FP BLACK 308、カーボンブラック含有率:29.0重量%)3.3重量部を1.3重量部に変更した以外は実施例1と全く同様の操作を行い、Bステージ状態のフィルムDを得た。
得られたフィルムDを実施例1と全く同様の条件で評価した。結果をまとめて表1に示す。
Example 4
In Example 1, except for changing 3.3 parts by weight of resin-based processed pigment (trade name: FP BLACK 308, carbon black content: 29.0% by weight, manufactured by Sanyo Color Co., Ltd.) to 1.3 parts by weight. Exactly the same operation as in Example 1 was carried out to obtain a B-stage film D.
The obtained film D was evaluated under exactly the same conditions as in Example 1. The results are summarized in Table 1.

(比較例1)
実施例2においてシリカフィラー(アドマファイン株式会社商品名:SO−C2、比重:2.2g/cm)を配合しない以外は実施例2と全く同様の操作を行い、Bステージ状態のフィルムEを得た。
得られたフィルムEを実施例1と全く同様の条件で評価した。結果をまとめて表1に示す。
(Comparative Example 1)
Except for not blending a silica filler (trade name: SO-C2, specific gravity: 2.2 g / cm 3 ) in Example 2, the same operation as in Example 2 was performed, and a film E in a B-stage state was obtained. Obtained.
The obtained film E was evaluated under exactly the same conditions as in Example 1. The results are summarized in Table 1.

(比較例2)
実施例1においてシリカフィラー(アドマファイン株式会社商品名:SO−C2、比重:2.2g/cm)の配合量を300重量部とした以外は実施例1と全く同様の操作を行い、Bステージ状態のフィルムFを得た。
得られたフィルムFの特性を実施例1と同様の条件で測定したが、シリコンウエハに密着せず、ラミネートできなかった。結果をまとめて表1に示す。
(Comparative Example 2)
The same operation as in Example 1 was performed except that the amount of silica filler (trade name: SO-C2, specific gravity: 2.2 g / cm 3 ) in Example 1 was changed to 300 parts by weight. A stage-state film F was obtained.
The characteristics of the obtained film F were measured under the same conditions as in Example 1. However, the film F did not adhere to the silicon wafer and could not be laminated. The results are summarized in Table 1.

(比較例3)
実施例1において、樹脂系加工顔料(山陽色素株式会社製商品名:FP BLACK 308、カーボンブラック含有率:29.0重量%)3.3重量部を0.3重量部にした以外は実施例1と全く同様の操作を行い、Bステージ状態のフィルムGを得た。
得られたフィルムGを実施例1と全く同様の条件で評価した。結果をまとめて表1に示す。
(Comparative Example 3)
Example 1 except that 3.3 parts by weight of resin-based processed pigment (trade name: FP BLACK 308, carbon black content: 29.0% by weight) manufactured by Sanyo Dye Co., Ltd. was changed to 0.3 parts by weight in Example 1. The same operation as in No. 1 was performed to obtain a B-stage film G.
The obtained film G was evaluated under exactly the same conditions as in Example 1. The results are summarized in Table 1.

(比較例4)
実施例1において、樹脂系加工顔料(山陽色素株式会社製商品名:FP BLACK 308、カーボンブラック含有率:29.0重量%)3.3重量部を35重量部にした以外は実施例1と全く同様の操作を行い、Bステージ状態のフィルムHを得た。
得られたフィルムHを実施例1と全く同様の条件で評価した。結果をまとめて表1に示す。
(Comparative Example 4)
Example 1 is the same as Example 1 except that 3.3 parts by weight of resin-based processed pigment (trade name: FP BLACK 308, carbon black content: 29.0% by weight, manufactured by Sanyo Dyeing Co., Ltd.) is 35 parts by weight. Exactly the same operation was performed to obtain a film H in the B stage state.
The obtained film H was evaluated under exactly the same conditions as in Example 1. The results are summarized in Table 1.

Figure 2007250970
Figure 2007250970

本発明の半導体素子裏面保護用フィルムは、ダイシング性、半導体基板との密着性及びレーザーマーキング性に優れるため、種々の半導体装置に適用できるものである。   The film for protecting a back surface of a semiconductor element of the present invention is excellent in dicing properties, adhesion to a semiconductor substrate, and laser marking properties, and therefore can be applied to various semiconductor devices.

基材層1及び樹脂層2から形成された半導体素子裏面保護用フィルムの模式図である。It is a schematic diagram of the film for semiconductor element back surface protection formed from the base material layer 1 and the resin layer 2. FIG. 基材層1、樹脂層2及ぶ保護層3から形成された半導体素子裏面保護用フィルムの模式図である。It is a schematic diagram of the film for semiconductor element back surface protection formed from the base material layer 1, the resin layer 2, and the protective layer 3. FIG. 半導体素子裏面保護用フィルムの樹脂層2側を半導体基板4にラミネートする工程の模式図である。It is a schematic diagram of the process of laminating the resin layer 2 side of the semiconductor element back surface protective film on the semiconductor substrate 4. 半導体素子裏面保護用フィルム付き半導体基板4にはんだボールを搭載後、ダイシングテープ5にラミネートする工程の模式図である。It is a schematic diagram of the process of laminating to the dicing tape 5 after mounting a solder ball on the semiconductor substrate 4 with a film for protecting the back surface of the semiconductor element. 半導体素子裏面保護用フィルム付き半導体基板4をダイシングする工程の模式図である。It is a schematic diagram of the process of dicing the semiconductor substrate 4 with a film for semiconductor element back surface protection. 半導体素子裏面保護用フィルム付き半導体基板4をダイシング後、ダイシングテープ5から剥がして、樹脂層付き半導体素子6を得る工程の模式図である。It is a schematic diagram of the process of peeling the semiconductor substrate 4 with a film for semiconductor element back surface protection from the dicing tape 5 after dicing, and obtaining the semiconductor element 6 with a resin layer. ダイシェア強度測定方法の模式図である。It is a schematic diagram of the die shear strength measuring method.

符号の説明Explanation of symbols

1:基材層
2:樹脂層
3:保護層
4:半導体基板
5:ダイシングテープ
6:樹脂層付き半導体素子
7:はんだボール
10:ラミネートロール
20:ロールA
30:ロールB
40:ダイシングカッター
50:ピックアップ装置
60:ダイシェア強度測定装置
70:半導体素子
80:樹脂層
90:基板(42アロイ)
100:熱盤

1: base material layer 2: resin layer 3: protective layer 4: semiconductor substrate 5: dicing tape 6: semiconductor element with resin layer 7: solder ball 10: laminate roll 20: roll A
30: Roll B
40: Dicing cutter 50: Pickup device 60: Die shear strength measuring device 70: Semiconductor element 80: Resin layer 90: Substrate (42 alloy)
100: Hot plate

Claims (8)

(A)架橋性官能基を含む重量平均分子量が10万以上かつTgが―50〜50℃である高分子量成分15〜85重量%及びエポキシ樹脂を主成分とする熱硬化性成分15〜85重量%を含む樹脂、(B)フィラー、(C)着色剤を含む樹脂層を有する半導体素子裏面保護用フィルムであって、樹脂層が(A)100重量部に対して、(B)1〜300重量部、(C)0.1〜10重量部とを含有する樹脂層である半導体素子裏面保護用フィルム。   (A) 15 to 85% by weight of a high molecular weight component having a weight average molecular weight including a crosslinkable functional group of 100,000 or more and Tg of −50 to 50 ° C. and a thermosetting component of 15 to 85% based on an epoxy resin. % (B) filler, (C) film for protecting the back surface of a semiconductor element having a resin layer containing a colorant, wherein (A) 100 parts by weight of resin layer (B) 1 to 300 The film for semiconductor element back surface protection which is a resin layer containing a weight part and (C) 0.1-10 weight part. 半導体素子裏面保護用フィルムが樹脂層と基材層を有し、かつ基材層の厚さが5〜300μm、樹脂層の厚さが5〜500μmである請求項1記載の半導体素子裏面保護用フィルム。   2. The semiconductor element back surface protection film according to claim 1, wherein the semiconductor element back surface protection film has a resin layer and a base material layer, the base material layer has a thickness of 5 to 300 [mu] m, and the resin layer has a thickness of 5 to 500 [mu] m. the film. 半導体素子裏面保護用フィルムが基材層/樹脂層/保護層の順で積層されており、かつ基材層の厚さが5〜300μm、樹脂層の厚さが5〜500μm、保護層の厚さが5〜300μmである請求項1記載の半導体素子裏面保護用フィルム。   The semiconductor element back surface protective film is laminated in the order of base material layer / resin layer / protective layer, and the base material layer has a thickness of 5 to 300 μm, the resin layer has a thickness of 5 to 500 μm, and the protective layer has a thickness. The film for protecting the back surface of a semiconductor element according to claim 1, wherein the thickness is 5 to 300 μm. (B)フィラーが無機フィラーである請求項1〜3のいずれか1項記載の半導体素子裏面保護用フィルム。   (B) Filler is an inorganic filler, The film for semiconductor element back surface protection of any one of Claims 1-3. (C)着色剤が白色以外のものである請求項1〜4のいずれか1項記載の半導体素子裏面保護用フィルム。   (C) Coloring agent is other than white, The film for semiconductor element back surface protection of any one of Claims 1-4. 樹脂層の硬化後の35℃での動的粘弾性測定装置における貯蔵弾性率が200〜6000MPaである請求項1〜5のいずれか1項記載の半導体素子裏面保護用フィルム。   The film for protecting the back surface of a semiconductor element according to any one of claims 1 to 5, wherein a storage elastic modulus in a dynamic viscoelasticity measuring apparatus at 35 ° C after curing of the resin layer is 200 to 6000 MPa. 半導体ウエハの回路面と対向する面に樹脂層が接するように請求項1〜6のいずれか1項記載の半導体素子裏面保護用フィルムをラミネートする工程、半導体ウエハの樹脂層側にダイシングテープをラミネートする工程、半導体ウエハを所定の大きさにダイシングして半導体素子を得る工程、樹脂層とダイシングテープをはく離して樹脂層付き半導体素子を得る工程を含む半導体装置の製造法。   The step of laminating the semiconductor element back surface protective film according to any one of claims 1 to 6 so that the resin layer is in contact with the surface facing the circuit surface of the semiconductor wafer, and laminating a dicing tape on the resin layer side of the semiconductor wafer. A method for manufacturing a semiconductor device, comprising: a step of dicing a semiconductor wafer into a predetermined size to obtain a semiconductor element; and a step of peeling a resin layer and a dicing tape to obtain a semiconductor element with a resin layer. 請求項7記載の半導体装置の製造法により製造された半導体装置。

A semiconductor device manufactured by the method for manufacturing a semiconductor device according to claim 7.

JP2006074414A 2006-03-17 2006-03-17 Film for protecting rear face of semiconductor element, semiconductor device using the same and manufacturing method thereof Pending JP2007250970A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2006074414A JP2007250970A (en) 2006-03-17 2006-03-17 Film for protecting rear face of semiconductor element, semiconductor device using the same and manufacturing method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2006074414A JP2007250970A (en) 2006-03-17 2006-03-17 Film for protecting rear face of semiconductor element, semiconductor device using the same and manufacturing method thereof

Publications (1)

Publication Number Publication Date
JP2007250970A true JP2007250970A (en) 2007-09-27

Family

ID=38594922

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006074414A Pending JP2007250970A (en) 2006-03-17 2006-03-17 Film for protecting rear face of semiconductor element, semiconductor device using the same and manufacturing method thereof

Country Status (1)

Country Link
JP (1) JP2007250970A (en)

Cited By (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010135621A (en) * 2008-12-05 2010-06-17 Lintec Corp Sheet for forming protective film for chip and semiconductor chip with protective film
CN101794724A (en) * 2009-01-30 2010-08-04 日东电工株式会社 Dicing tape-integrated wafer back surface protective film
WO2010092804A1 (en) 2009-02-12 2010-08-19 住友ベークライト株式会社 Semiconductor protection film-forming film with dicing sheet, method for manufacturing semiconductor device using same, and semiconductor device
KR101050562B1 (en) * 2008-12-22 2011-07-19 도레이첨단소재 주식회사 Mold Process Film for Semiconductor Package
WO2011089664A1 (en) 2010-01-20 2011-07-28 住友ベークライト株式会社 Film for forming semiconductor protection film, and semiconductor device
CN102146265A (en) * 2009-12-24 2011-08-10 日东电工株式会社 Dicing tape-integrated film for semiconductor back surface
KR20110116996A (en) 2010-04-19 2011-10-26 닛토덴코 가부시키가이샤 Film for semiconductor backing with integrated dicing tape
JP2011223014A (en) * 2011-06-02 2011-11-04 Furukawa Electric Co Ltd:The Film for chip protection
JP2011228446A (en) * 2010-04-19 2011-11-10 Nitto Denko Corp Rear-surface film for flip-chip semiconductor
JP2011228447A (en) * 2010-04-19 2011-11-10 Nitto Denko Corp Rear-surface film for flip-chip semiconductor
JP2011228449A (en) * 2010-04-19 2011-11-10 Nitto Denko Corp Rear-surface film for flip-chip semiconductor
JP2011228448A (en) * 2010-04-19 2011-11-10 Nitto Denko Corp Rear-surface film for flip-chip semiconductor
US20120018902A1 (en) * 2010-07-20 2012-01-26 Nitto Denko Corporation Film for flip chip type semiconductor back surface, dicing tape-integrated film for semiconductor back surface, process for producing semiconductor device, and flip chip type semiconductor device
US20120028050A1 (en) * 2010-07-28 2012-02-02 Nitto Denko Corporation Film for flip chip type semiconductor back surface, process for producing strip film for semiconductor back surface, and flip chip type semiconductor device
CN102347264A (en) * 2010-07-28 2012-02-08 日东电工株式会社 Film for semiconductor device production, method for producing film for semiconductor device production, and method for semiconductor device production
JP2012028396A (en) * 2010-07-20 2012-02-09 Nitto Denko Corp Film for backside of flip-chip type semiconductor, film for backside of dicing tape integrated semiconductor, method of manufacturing semiconductor device, and flip-chip type semiconductor device
JP2012033555A (en) * 2010-07-28 2012-02-16 Nitto Denko Corp Film for flip-chip type semiconductor rear face
US8415201B2 (en) 2009-06-15 2013-04-09 Nitto Denko Corporation Dicing tape-integrated film for semiconductor back surface
US8420509B2 (en) 2009-12-24 2013-04-16 Nitto Denko Corporation Film for flip chip type semiconductor back surface
KR101321663B1 (en) * 2009-01-30 2013-10-23 닛토덴코 가부시키가이샤 DIClNG TAPE-INTEGRATED WAFER BACK SURFACE PROTECTIVE FILM
US8643194B2 (en) 2010-04-19 2014-02-04 Nitto Denko Corporation Dicing tape-integrated film for semiconductor back surface
US8652938B2 (en) 2010-07-29 2014-02-18 Nitto Denko Corporation Thermally releasable sheet-integrated film for semiconductor back surface, method of collecting semiconductor element, and method of producing semiconductor device
US8692389B2 (en) 2009-12-24 2014-04-08 Nitto Denko Corporation Dicing tape-integrated film for semiconductor back surface
US8704382B2 (en) 2009-12-24 2014-04-22 Nitto Denko Corporation Film for flip chip type semiconductor back surface
US8703584B2 (en) 2009-05-29 2014-04-22 Nitto Denko Corporation Dicing tape-integrated film for semiconductor back surface
WO2014083872A1 (en) * 2012-11-30 2014-06-05 リンテック株式会社 Sheet for forming resin film for chips and method for manufacturing semiconductor device
JP2014123743A (en) * 2013-12-27 2014-07-03 Nitto Denko Corp Dicing tape integrated film for semiconductor back surface
US8841757B2 (en) 2010-11-18 2014-09-23 Nitto Denko Corporation Film for the backside of flip-chip type semiconductor, dicing tape-integrated film for the backside of semiconductor, method of manufacturing film for the backside of flip-chip type semiconductor, and semiconductor device
WO2014148496A1 (en) * 2013-03-19 2014-09-25 リンテック株式会社 Film for forming protection film
JP2014222779A (en) * 2014-08-07 2014-11-27 日東電工株式会社 Film for semiconductor device manufacturing, manufacturing method of film for semiconductor device manufacturing, and semiconductor device manufacturing method
KR20150092132A (en) * 2012-12-03 2015-08-12 린텍 가부시키가이샤 Protective-membrane-forming film
KR20150092133A (en) * 2012-12-03 2015-08-12 린텍 가부시키가이샤 Protective-membrane-forming film
JP2015146423A (en) * 2009-01-30 2015-08-13 日東電工株式会社 Dicing tape integrated type wafer rear surface protection film
KR20150123762A (en) 2010-07-20 2015-11-04 닛토덴코 가부시키가이샤 Dicing tape-integrated film for semiconductor back surface
US9196533B2 (en) 2010-04-20 2015-11-24 Nitto Denko Corporation Film for back surface of flip-chip semiconductor, dicing-tape-integrated film for back surface of semiconductor, process for producing semiconductor device, and flip-chip semiconductor device
US9293387B2 (en) 2010-07-28 2016-03-22 Nitto Denko Corporation Film for flip chip type semiconductor back surface, dicing tape-integrated film for semiconductor back surface, process for producing semiconductor device, and flip chip type semiconductor device
KR101765002B1 (en) * 2010-07-30 2017-08-03 닛토덴코 가부시키가이샤 Dicing tape-integrated film for semiconductor back surface and method for producing the film, and method for producing semiconductor device
US9911683B2 (en) 2010-04-19 2018-03-06 Nitto Denko Corporation Film for back surface of flip-chip semiconductor
KR20190135934A (en) 2018-05-29 2019-12-09 닛토덴코 가부시키가이샤 Back surface adhesion film and dicing tape-combined back surface adhesion film

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002280329A (en) * 2001-03-21 2002-09-27 Lintec Corp Protective film forming sheet for chip, and method of fabricating semiconductor chip
JP2004063551A (en) * 2002-07-25 2004-02-26 Hitachi Chem Co Ltd Semiconductor element surface protecting film and semiconductor element unit
JP2004142430A (en) * 2002-10-04 2004-05-20 Hitachi Chem Co Ltd Surface protection film and its manufacturing process
JP2004214288A (en) * 2002-12-27 2004-07-29 Lintec Corp Protection film forming sheet for chip
JP2004260190A (en) * 2004-02-27 2004-09-16 Lintec Corp Sheet for forming chip protective film
JP2006140348A (en) * 2004-11-12 2006-06-01 Lintec Corp Marking method and protective film forming and dicing sheet

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002280329A (en) * 2001-03-21 2002-09-27 Lintec Corp Protective film forming sheet for chip, and method of fabricating semiconductor chip
JP2004063551A (en) * 2002-07-25 2004-02-26 Hitachi Chem Co Ltd Semiconductor element surface protecting film and semiconductor element unit
JP2004142430A (en) * 2002-10-04 2004-05-20 Hitachi Chem Co Ltd Surface protection film and its manufacturing process
JP2004214288A (en) * 2002-12-27 2004-07-29 Lintec Corp Protection film forming sheet for chip
JP2004260190A (en) * 2004-02-27 2004-09-16 Lintec Corp Sheet for forming chip protective film
JP2006140348A (en) * 2004-11-12 2006-06-01 Lintec Corp Marking method and protective film forming and dicing sheet

Cited By (79)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010135621A (en) * 2008-12-05 2010-06-17 Lintec Corp Sheet for forming protective film for chip and semiconductor chip with protective film
KR101050562B1 (en) * 2008-12-22 2011-07-19 도레이첨단소재 주식회사 Mold Process Film for Semiconductor Package
US8766462B2 (en) 2009-01-30 2014-07-01 Nitto Denko Corporation Dicing tape-integrated wafer back surface protective film
US8841780B2 (en) 2009-01-30 2014-09-23 Nitto Denko Corporation Dicing tape-integrated wafer back surface protective film
JP2015146423A (en) * 2009-01-30 2015-08-13 日東電工株式会社 Dicing tape integrated type wafer rear surface protection film
US8237294B2 (en) 2009-01-30 2012-08-07 Nitto Denko Corporation Dicing tape-integrated wafer back surface protective film
US8648476B2 (en) 2009-01-30 2014-02-11 Nitto Denko Corporation Dicing tape-integrated wafer back surface protective film
KR101321663B1 (en) * 2009-01-30 2013-10-23 닛토덴코 가부시키가이샤 DIClNG TAPE-INTEGRATED WAFER BACK SURFACE PROTECTIVE FILM
US8558397B2 (en) 2009-01-30 2013-10-15 Nitto Denko Corporation Dicing tape-integrated wafer back surface protective film
KR101312188B1 (en) * 2009-01-30 2013-09-27 닛토덴코 가부시키가이샤 DIClNG TAPE-INTEGRATED WAFER BACK SURFACE PROTECTIVE FILM
CN101794724A (en) * 2009-01-30 2010-08-04 日东电工株式会社 Dicing tape-integrated wafer back surface protective film
WO2010092804A1 (en) 2009-02-12 2010-08-19 住友ベークライト株式会社 Semiconductor protection film-forming film with dicing sheet, method for manufacturing semiconductor device using same, and semiconductor device
US8703584B2 (en) 2009-05-29 2014-04-22 Nitto Denko Corporation Dicing tape-integrated film for semiconductor back surface
US8912665B2 (en) 2009-06-15 2014-12-16 Nitto Denko Corporation Dicing tape-integrated film for semiconductor back surface
US8415201B2 (en) 2009-06-15 2013-04-09 Nitto Denko Corporation Dicing tape-integrated film for semiconductor back surface
US8692389B2 (en) 2009-12-24 2014-04-08 Nitto Denko Corporation Dicing tape-integrated film for semiconductor back surface
US9362156B2 (en) 2009-12-24 2016-06-07 Nitto Denko Corporation Dicing tape-integrated film for semiconductor back surface
US9035466B2 (en) 2009-12-24 2015-05-19 Nitto Denko Corporation Dicing tape-integrated film for semiconductor back surface
CN102146265A (en) * 2009-12-24 2011-08-10 日东电工株式会社 Dicing tape-integrated film for semiconductor back surface
US8704382B2 (en) 2009-12-24 2014-04-22 Nitto Denko Corporation Film for flip chip type semiconductor back surface
US8420509B2 (en) 2009-12-24 2013-04-16 Nitto Denko Corporation Film for flip chip type semiconductor back surface
WO2011089664A1 (en) 2010-01-20 2011-07-28 住友ベークライト株式会社 Film for forming semiconductor protection film, and semiconductor device
JP2011228447A (en) * 2010-04-19 2011-11-10 Nitto Denko Corp Rear-surface film for flip-chip semiconductor
KR20110116996A (en) 2010-04-19 2011-10-26 닛토덴코 가부시키가이샤 Film for semiconductor backing with integrated dicing tape
US8722517B2 (en) 2010-04-19 2014-05-13 Nitto Denko Corporation Dicing tape-integrated film for semiconductor back surface
JP2011228448A (en) * 2010-04-19 2011-11-10 Nitto Denko Corp Rear-surface film for flip-chip semiconductor
JP2011228449A (en) * 2010-04-19 2011-11-10 Nitto Denko Corp Rear-surface film for flip-chip semiconductor
US8643194B2 (en) 2010-04-19 2014-02-04 Nitto Denko Corporation Dicing tape-integrated film for semiconductor back surface
US9478454B2 (en) 2010-04-19 2016-10-25 Nitto Denko Corporation Dicing tape-integrated film for semiconductor back surface
US9911683B2 (en) 2010-04-19 2018-03-06 Nitto Denko Corporation Film for back surface of flip-chip semiconductor
JP2011228446A (en) * 2010-04-19 2011-11-10 Nitto Denko Corp Rear-surface film for flip-chip semiconductor
US9196533B2 (en) 2010-04-20 2015-11-24 Nitto Denko Corporation Film for back surface of flip-chip semiconductor, dicing-tape-integrated film for back surface of semiconductor, process for producing semiconductor device, and flip-chip semiconductor device
KR101647260B1 (en) * 2010-07-20 2016-08-09 닛토덴코 가부시키가이샤 Film for flip chip type semiconductor back surface, dicing tape-integrated film for semiconductor back surface, process for producing semiconductor device, and flip chip type semiconductor device
US20120018902A1 (en) * 2010-07-20 2012-01-26 Nitto Denko Corporation Film for flip chip type semiconductor back surface, dicing tape-integrated film for semiconductor back surface, process for producing semiconductor device, and flip chip type semiconductor device
KR20150123762A (en) 2010-07-20 2015-11-04 닛토덴코 가부시키가이샤 Dicing tape-integrated film for semiconductor back surface
US8492907B2 (en) 2010-07-20 2013-07-23 Nitto Denko Corporation Film for flip chip type semiconductor back surface, dicing tape-integrated film for semiconductor back surface, process for producing semiconductor device, and flip chip type semiconductor device
KR20150118063A (en) 2010-07-20 2015-10-21 닛토덴코 가부시키가이샤 Film for flip chip type semiconductor back surface, dicing tape-integrated film for semiconductor back surface, process for producing semiconductor device, and flip chip type semiconductor device
JP2012028396A (en) * 2010-07-20 2012-02-09 Nitto Denko Corp Film for backside of flip-chip type semiconductor, film for backside of dicing tape integrated semiconductor, method of manufacturing semiconductor device, and flip-chip type semiconductor device
CN102376615A (en) * 2010-07-20 2012-03-14 日东电工株式会社 Film for semiconductor back surface,dicing tape-integrated film for semiconductor back surface, method for producing semiconductor device, and flip chip type semiconductor device
US9074113B2 (en) 2010-07-20 2015-07-07 Nitto Denko Corporation Film for flip chip type semiconductor back surface, dicing tape-integrated film for semiconductor back surface, process for producing semiconductor device, and flip chip type semiconductor device
KR101606224B1 (en) 2010-07-20 2016-03-24 닛토덴코 가부시키가이샤 Film for flip chip type semiconductor back surface, dicing tape-integrated film for semiconductor back surface, process for producing semiconductor device, and flip chip type semiconductor device
KR101596199B1 (en) * 2010-07-28 2016-02-22 닛토덴코 가부시키가이샤 Film for semiconductor device production, method for producing film for semiconductor device production, and method for semiconductor device production
US9761475B2 (en) 2010-07-28 2017-09-12 Nitto Denko Corporation Film for semiconductor device production, method for producing film for semiconductor device production, and method for semiconductor device production
KR20150048697A (en) * 2010-07-28 2015-05-07 닛토덴코 가부시키가이샤 Film for semiconductor device production, method for producing film for semiconductor device production, and method for semiconductor device production
US8986486B2 (en) 2010-07-28 2015-03-24 Nitto Denko Corporation Film for semiconductor device production, method for producing film for semiconductor device production, and method for semiconductor device production
US20150162236A1 (en) * 2010-07-28 2015-06-11 Nitto Denko Corporation Film for semiconductor device production, method for producing film for semiconductor device production, and method for semiconductor device production
CN106206396A (en) * 2010-07-28 2016-12-07 日东电工株式会社 Film for semiconductor device production, the production method of film for semiconductor device production and the production method of semiconductor device
US20120028050A1 (en) * 2010-07-28 2012-02-02 Nitto Denko Corporation Film for flip chip type semiconductor back surface, process for producing strip film for semiconductor back surface, and flip chip type semiconductor device
CN102347264A (en) * 2010-07-28 2012-02-08 日东电工株式会社 Film for semiconductor device production, method for producing film for semiconductor device production, and method for semiconductor device production
JP2012033557A (en) * 2010-07-28 2012-02-16 Nitto Denko Corp Film for manufacturing semiconductor device, method of manufacturing film for manufacturing semiconductor device, and method of manufacturing semiconductor device
JP2012033555A (en) * 2010-07-28 2012-02-16 Nitto Denko Corp Film for flip-chip type semiconductor rear face
US9293387B2 (en) 2010-07-28 2016-03-22 Nitto Denko Corporation Film for flip chip type semiconductor back surface, dicing tape-integrated film for semiconductor back surface, process for producing semiconductor device, and flip chip type semiconductor device
US8450189B2 (en) 2010-07-28 2013-05-28 Nitto Denko Corporation Film for flip chip type semiconductor back surface
KR101563765B1 (en) * 2010-07-28 2015-10-27 닛토덴코 가부시키가이샤 Film for flip chip type semiconductor back surface, process for producing strip film for semiconductor back surface, and flip chip type semiconductor device
US8652938B2 (en) 2010-07-29 2014-02-18 Nitto Denko Corporation Thermally releasable sheet-integrated film for semiconductor back surface, method of collecting semiconductor element, and method of producing semiconductor device
KR101765002B1 (en) * 2010-07-30 2017-08-03 닛토덴코 가부시키가이샤 Dicing tape-integrated film for semiconductor back surface and method for producing the film, and method for producing semiconductor device
KR101805367B1 (en) 2010-07-30 2017-12-05 닛토덴코 가부시키가이샤 Dicing tape-integrated film for semiconductor back surface and method for producing the film, and method for producing semiconductor device
US8841757B2 (en) 2010-11-18 2014-09-23 Nitto Denko Corporation Film for the backside of flip-chip type semiconductor, dicing tape-integrated film for the backside of semiconductor, method of manufacturing film for the backside of flip-chip type semiconductor, and semiconductor device
JP2011223014A (en) * 2011-06-02 2011-11-04 Furukawa Electric Co Ltd:The Film for chip protection
KR20150092101A (en) * 2012-11-30 2015-08-12 린텍 가부시키가이샤 Sheet for forming resin film for chips and method for manufacturing semiconductor device
WO2014083872A1 (en) * 2012-11-30 2014-06-05 リンテック株式会社 Sheet for forming resin film for chips and method for manufacturing semiconductor device
KR102140470B1 (en) * 2012-11-30 2020-08-03 린텍 가부시키가이샤 Sheet for forming resin film for chips and method for manufacturing semiconductor device
JPWO2014083872A1 (en) * 2012-11-30 2017-01-05 リンテック株式会社 Resin film forming sheet for chip and manufacturing method of semiconductor device
CN104871310A (en) * 2012-11-30 2015-08-26 琳得科株式会社 Sheet for forming resin film for chips and method for manufacturing semiconductor device
KR20150092133A (en) * 2012-12-03 2015-08-12 린텍 가부시키가이샤 Protective-membrane-forming film
KR20150092132A (en) * 2012-12-03 2015-08-12 린텍 가부시키가이샤 Protective-membrane-forming film
KR102110105B1 (en) * 2012-12-03 2020-05-13 린텍 가부시키가이샤 Protective-membrane-forming film
JPWO2014087947A1 (en) * 2012-12-03 2017-01-05 リンテック株式会社 Protective film forming film
KR102108776B1 (en) * 2012-12-03 2020-05-11 린텍 가부시키가이샤 Protective-membrane-forming film
WO2014148496A1 (en) * 2013-03-19 2014-09-25 リンテック株式会社 Film for forming protection film
CN105009277B (en) * 2013-03-19 2017-10-27 琳得科株式会社 Diaphragm formation film
TWI607050B (en) * 2013-03-19 2017-12-01 Lintec Corp Film for forming protective film, wafer with protective film, and method for producing same
CN105009277A (en) * 2013-03-19 2015-10-28 琳得科株式会社 Film for forming protection film
KR20150133171A (en) * 2013-03-19 2015-11-27 린텍 가부시키가이샤 Film for forming protection film
JPWO2014148496A1 (en) * 2013-03-19 2017-02-16 リンテック株式会社 Protective film forming film
KR102177881B1 (en) 2013-03-19 2020-11-12 린텍 가부시키가이샤 Film for forming protection film, chip with protection film and method for producing chip with protection film
JP2014123743A (en) * 2013-12-27 2014-07-03 Nitto Denko Corp Dicing tape integrated film for semiconductor back surface
JP2014222779A (en) * 2014-08-07 2014-11-27 日東電工株式会社 Film for semiconductor device manufacturing, manufacturing method of film for semiconductor device manufacturing, and semiconductor device manufacturing method
KR20190135934A (en) 2018-05-29 2019-12-09 닛토덴코 가부시키가이샤 Back surface adhesion film and dicing tape-combined back surface adhesion film

Similar Documents

Publication Publication Date Title
JP2007250970A (en) Film for protecting rear face of semiconductor element, semiconductor device using the same and manufacturing method thereof
US9969909B2 (en) Adhesive sheet for semiconductor, and dicing tape integrated adhesive sheet for semiconductor
JP4225162B2 (en) Sealing film
TWI516530B (en) A film for forming a protective film, and a composite sheet for forming a protective film
JP4682796B2 (en) Sealing sheet
JP5153597B2 (en) Protective film forming sheet for chip and semiconductor chip with protective film
US8715454B2 (en) Sealing film and a semiconductor device using the same
US20110001251A1 (en) Adhesive composition, bonding member using the adhesive composition, support member for semiconductor mounting, semiconductor device, and processes for producing these
US20150228526A1 (en) Dicing sheet with protective film forming layer and method for producing chip
JP6239498B2 (en) Resin film forming sheet for chips
JP5180507B2 (en) Protective film forming sheet for chip and semiconductor chip with protective film
JP5893250B2 (en) Chip protective film forming sheet, semiconductor chip manufacturing method, and semiconductor device
JP4228582B2 (en) Adhesive sheet, semiconductor device and manufacturing method thereof
JP5344802B2 (en) Protective film forming sheet for chip and semiconductor chip with protective film
JP2008060523A (en) Sealing film and semiconductor device using it
JP3912076B2 (en) Adhesive sheet, semiconductor device and manufacturing method thereof
JP5743638B2 (en) Protective film forming film and chip protective film forming sheet
JP5056350B2 (en) Sealing film and semiconductor device using the same
JP6427791B2 (en) Resin film forming sheet for chip and manufacturing method of semiconductor device
JP6182967B2 (en) High thermal conductive adhesive film for semiconductor devices
JP5401819B2 (en) Sealing film and semiconductor device using the same
JP2009016803A (en) Thermosetting resin film for sealing electronic component
JP4599800B2 (en) Adhesive sheet manufacturing method, semiconductor device and manufacturing method thereof
JP5234594B2 (en) Adhesive composition, adhesive sheet and method for producing semiconductor device
JP2017139408A (en) Thermosetting sheet for hollow sealing of semiconductor device and semiconductor device hollow-sealed using the same

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20090305

RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20090305

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20110622

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110628

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20111025