[go: up one dir, main page]

JP2005340656A - High-frequency integrated circuit device, and method for manufacturing the same - Google Patents

High-frequency integrated circuit device, and method for manufacturing the same Download PDF

Info

Publication number
JP2005340656A
JP2005340656A JP2004159893A JP2004159893A JP2005340656A JP 2005340656 A JP2005340656 A JP 2005340656A JP 2004159893 A JP2004159893 A JP 2004159893A JP 2004159893 A JP2004159893 A JP 2004159893A JP 2005340656 A JP2005340656 A JP 2005340656A
Authority
JP
Japan
Prior art keywords
integrated circuit
circuit device
frequency
frequency integrated
insulating resin
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2004159893A
Other languages
Japanese (ja)
Inventor
Kazuhiko Ohashi
一彦 大橋
Masahiro Maeda
昌宏 前田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP2004159893A priority Critical patent/JP2005340656A/en
Publication of JP2005340656A publication Critical patent/JP2005340656A/en
Withdrawn legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Semiconductor Integrated Circuits (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a high-frequency integrated circuit device wherein signal interference between a plurality of high-frequency elements is reduced, and to provide a method for manufacturing the same. <P>SOLUTION: The high-frequency integrated circuit device 1 comprises a substrate 10 whereon wiring patterns 13 and 14 are formed, a plurality of high-frequency elements 11a and 11b mounted on the surface of the substrate 10, and an insulating resin 12 for encapsulating the high-frequency elements 11a and 11b. In the insulating resin 12, an isolating trench 16 is provided to extend at least partly in between the high-frequency elements 11a and 11b. Thereby, isolation between the high-frequency elements 11a and 11b is securely established for a reduction in signal interference between the high-frequency elements 11a and 11b. <P>COPYRIGHT: (C)2006,JPO&NCIPI

Description

本発明は、高周波集積回路装置及びその製造方法に関する。   The present invention relates to a high frequency integrated circuit device and a manufacturing method thereof.

近年、情報通信の果たす役割が極めて大きくなってきており、これに伴い移動通信システムに対する需要が急速に高まってきている。こうした状況の中で、携帯電話やコードレス電話においては、システムの小型化、多機能化及びサービスの向上(デュアルバンド化、トリプルバンド化等)に対する要求から、高周波回路ブロックの縮小化が求められており、それらを構成する各デバイスの小型化及び集積化が極めて重要となっている。従来から、携帯電話に使用される高周波回路ブロックの機器の一つである高周波電力増幅器は、誘電体多層基板を用いてモジュール化され小型化されていた。また、アンテナスイッチ素子についても、チップサイズのシュリンクやChip Size Package(CSP)を用いて小型化されていた。また、最近では、デバイスの更なる小型化及び集積化のため、複数の高周波素子を一つのパッケージに集積化した高周波集積回路装置が開発されている(例えば、特許文献1等)。
特開平10―371060号公報
In recent years, the role played by information communication has become extremely large, and accordingly, the demand for mobile communication systems is rapidly increasing. Under these circumstances, mobile phones and cordless phones are required to reduce the size of high-frequency circuit blocks due to demands for system miniaturization, multi-functionality, and service improvement (dual band, triple band, etc.). Therefore, miniaturization and integration of devices constituting them are extremely important. Conventionally, a high-frequency power amplifier, which is one of high-frequency circuit block devices used in mobile phones, has been modularized and miniaturized using a dielectric multilayer substrate. Also, the antenna switch element has been reduced in size by using a chip size shrink or a chip size package (CSP). Recently, for further miniaturization and integration of devices, a high frequency integrated circuit device in which a plurality of high frequency elements are integrated in one package has been developed (for example, Patent Document 1).
JP-A-10-371060

しかし、高周波素子を集積化させると、高周波素子間の距離の狭小化により、高周波素子の封止に用いる絶縁性樹脂を通じて、高周波領域において容量結合が発生しやすくなる。その結果、高周波素子間の信号干渉により、高周波特性の劣化を引き起こしたり、クロスモジュレーションや受信帯域での雑音等の問題が顕著になったりする。   However, when the high-frequency elements are integrated, capacitive coupling is likely to occur in the high-frequency region through the insulating resin used for sealing the high-frequency elements due to the narrowing of the distance between the high-frequency elements. As a result, signal interference between high-frequency elements causes deterioration of high-frequency characteristics, and problems such as cross modulation and noise in the reception band become significant.

本発明は、複数の高周波素子間の信号干渉を低減させることができる高周波集積回路装置及びその製造方法を提供する。   The present invention provides a high-frequency integrated circuit device that can reduce signal interference between a plurality of high-frequency elements, and a method for manufacturing the same.

本発明の第1の高周波集積回路装置は、配線パターンが形成された基板と、前記基板の表面に実装された複数の高周波素子と、前記高周波素子を封止する絶縁性樹脂とを有し、前記絶縁性樹脂において、複数の前記高周波素子間の少なくとも一部に分離溝が設けられていることを特徴とする。   The first high-frequency integrated circuit device of the present invention has a substrate on which a wiring pattern is formed, a plurality of high-frequency elements mounted on the surface of the substrate, and an insulating resin that seals the high-frequency elements, In the insulating resin, a separation groove is provided in at least a part between the plurality of high-frequency elements.

本発明の第2の高周波集積回路装置は、配線パターンが形成された基板と、前記基板の表面に実装された複数の高周波素子と、前記高周波素子を封止する絶縁性樹脂とを有し、前記絶縁性樹脂において、複数の前記高周波素子間の少なくとも一部に貫通孔が設けられていることを特徴とする。   The second high-frequency integrated circuit device of the present invention has a substrate on which a wiring pattern is formed, a plurality of high-frequency elements mounted on the surface of the substrate, and an insulating resin that seals the high-frequency elements, The insulating resin is characterized in that a through hole is provided in at least a part between the plurality of high-frequency elements.

本発明の高周波集積回路装置の第1の製造方法は、配線パターンが形成された基板を準備し、前記基板の表面に複数の高周波素子を実装し、絶縁性樹脂を用いて前記高周波素子を封止し、前記絶縁性樹脂において、複数の前記高周波素子間の少なくとも一部に分離溝を形成する。   According to a first method of manufacturing a high frequency integrated circuit device of the present invention, a substrate on which a wiring pattern is formed is prepared, a plurality of high frequency elements are mounted on the surface of the substrate, and the high frequency elements are sealed using an insulating resin. In the insulating resin, separation grooves are formed in at least a part between the plurality of high-frequency elements.

本発明の高周波集積回路装置の第2の製造方法は、配線パターンが形成された基板を準備し、前記基板の表面に複数の高周波素子を実装し、絶縁性樹脂を用いて前記高周波素子を封止し、前記絶縁性樹脂において、複数の前記高周波素子間の少なくとも一部に貫通孔を形成する。   According to a second method of manufacturing a high frequency integrated circuit device of the present invention, a substrate on which a wiring pattern is formed is prepared, a plurality of high frequency elements are mounted on the surface of the substrate, and the high frequency elements are sealed using an insulating resin. In the insulating resin, a through-hole is formed in at least a part between the plurality of high-frequency elements.

本発明の高周波集積回路装置は、絶縁性樹脂において、複数の高周波素子間の少なくとも一部に分離溝又は貫通孔が設けられているため、アイソレーションが確保され、高周波素子間の信号干渉を防止することができる。   In the high-frequency integrated circuit device of the present invention, in the insulating resin, a separation groove or a through hole is provided in at least a part between a plurality of high-frequency elements, so that isolation is ensured and signal interference between the high-frequency elements is prevented. can do.

本発明の高周波集積回路装置の製造方法は、絶縁性樹脂を用いて高周波素子を封止した後に、分離溝又は貫通孔を形成するため、本発明の高周波集積回路装置を容易に形成することができる。   In the manufacturing method of the high frequency integrated circuit device of the present invention, the isolation groove or the through hole is formed after sealing the high frequency element using an insulating resin, and therefore the high frequency integrated circuit device of the present invention can be easily formed. it can.

本発明の第1の高周波集積回路装置は、配線パターンが形成された基板と、前記基板の表面に実装された複数の高周波素子と、前記高周波素子を封止する絶縁性樹脂とを有する。前記基板は、例えば樹脂基板、セラミック基板等の汎用基板やリードフレーム等を使用することができる。前記配線パターンは公知の方法で形成することができ、例えば、前記基板表面に熱プレス等により設けた金属箔を、公知のフォトリゾグラフィー法等によりエッチングすることで形成できる。前記高周波素子としては、例えば、送信電力増幅素子、送信用素子、受信用素子、スイッチ素子等が好適に使用できる。前記高周波素子の前記基板への実装方法は、公知の方法を用いることができ、例えば、ワイヤーボンディング接合等により実装することができる。前記絶縁性樹脂は特に限定されないが、エポキシ樹脂等の熱硬化性樹脂を用いるのが好ましい。   The first high-frequency integrated circuit device of the present invention includes a substrate on which a wiring pattern is formed, a plurality of high-frequency elements mounted on the surface of the substrate, and an insulating resin that seals the high-frequency elements. As the substrate, for example, a general-purpose substrate such as a resin substrate or a ceramic substrate, a lead frame, or the like can be used. The wiring pattern can be formed by a known method. For example, the wiring pattern can be formed by etching a metal foil provided on the surface of the substrate by hot pressing or the like by a known photolithography method. As the high-frequency element, for example, a transmission power amplification element, a transmission element, a reception element, a switch element, and the like can be suitably used. As a method for mounting the high-frequency element on the substrate, a known method can be used. For example, the high-frequency element can be mounted by wire bonding or the like. The insulating resin is not particularly limited, but a thermosetting resin such as an epoxy resin is preferably used.

そして、本発明の第1の高周波集積回路装置は、前記絶縁性樹脂において、複数の前記高周波素子間の少なくとも一部に分離溝が設けられている。これにより、複数の高周波素子間のアイソレーションが確保され、高周波素子間の信号干渉を防止することができる。   In the first high-frequency integrated circuit device of the present invention, the insulating resin is provided with a separation groove in at least a part between the plurality of high-frequency elements. Thereby, the isolation between several high frequency elements is ensured, and the signal interference between high frequency elements can be prevented.

また、前記分離溝の幅方向の断面形状は、加工性の観点からV字型又はU字型に形成されていることが好ましい。また、前記分離溝で区分された前記高周波素子間を電気的に接続する前記配線パターンは、前記基板の内部に形成されていることが好ましい。これにより、分離溝の加工が容易となる。なお、前記基板の内部に前記配線パターンを設ける方法は、例えば、配線パターンが形成された樹脂基板上に、別の樹脂基板を載置し、熱プレスにより圧縮して基板間を接着させればよい。   In addition, the cross-sectional shape in the width direction of the separation groove is preferably formed in a V shape or a U shape from the viewpoint of workability. Further, it is preferable that the wiring pattern for electrically connecting the high-frequency elements divided by the separation groove is formed inside the substrate. Thereby, the process of a separation groove becomes easy. In addition, the method for providing the wiring pattern inside the substrate is, for example, by placing another resin substrate on the resin substrate on which the wiring pattern is formed, and compressing the substrate by hot pressing to bond the substrates. Good.

また、本発明の第1の高周波集積回路装置は、前記分離溝の内壁に金属薄膜を更に備えていることが好ましい。これにより、アイソレーションの確保がより容易となる。なお、金属薄膜は、例えば、金、銀、銅、ニッケル等の金属を前記分離溝の内壁面にめっきすることにより形成できる。また、本発明の第1の高周波集積回路装置は、前記構成において、前記金属薄膜と、前記基板の表面に形成された前記配線パターンの少なくとも一部(例えば、グランドパターン)とが、電気的に接続されていることが好ましい。これにより、アイソレーションの確保が更に容易となる。また、本発明の第1の高周波集積回路装置は、前記絶縁性樹脂の表面全体に金属薄膜を更に備えていることが好ましい。これにより、アイソレーションの確保がより容易となる上、金属薄膜のシールド効果により、他の高周波回路への電磁波の影響を緩和させることができる。更に、前記構成によれば、高周波集積回路装置の放熱性を向上させることもできる。   The first high-frequency integrated circuit device of the present invention preferably further comprises a metal thin film on the inner wall of the separation groove. This makes it easier to ensure isolation. The metal thin film can be formed, for example, by plating a metal such as gold, silver, copper, or nickel on the inner wall surface of the separation groove. In the first high-frequency integrated circuit device according to the present invention, in the configuration, the metal thin film and at least a part of the wiring pattern (for example, a ground pattern) formed on the surface of the substrate are electrically connected. It is preferable that they are connected. This makes it easier to ensure isolation. The first high-frequency integrated circuit device of the present invention preferably further comprises a metal thin film on the entire surface of the insulating resin. As a result, it becomes easier to ensure isolation, and the influence of electromagnetic waves on other high-frequency circuits can be mitigated by the shielding effect of the metal thin film. Furthermore, according to the said structure, the heat dissipation of a high frequency integrated circuit device can also be improved.

本発明の第2の高周波集積回路装置は、配線パターンが形成された基板と、前記基板の表面に実装された複数の高周波素子と、前記高周波素子を封止する絶縁性樹脂とを有し、前記絶縁性樹脂において、複数の前記高周波素子間の少なくとも一部に貫通孔が設けられている。これにより、前述した本発明の第1の高周波集積回路装置と同様に、複数の高周波素子間のアイソレーションが確保され、高周波素子間の信号干渉を防止することができる。なお、各構成要素の材料等は、前述した本発明の第1の高周波集積回路装置と同様である。   The second high-frequency integrated circuit device of the present invention has a substrate on which a wiring pattern is formed, a plurality of high-frequency elements mounted on the surface of the substrate, and an insulating resin that seals the high-frequency elements, In the insulating resin, a through hole is provided in at least a part between the plurality of high-frequency elements. Thus, as in the first high-frequency integrated circuit device of the present invention described above, isolation between a plurality of high-frequency elements is ensured, and signal interference between the high-frequency elements can be prevented. The material of each component is the same as that of the first high-frequency integrated circuit device of the present invention described above.

また、本発明の第2の高周波集積回路装置は、前記貫通孔の内壁に金属薄膜を更に備えていることが好ましい。これにより、アイソレーションの確保がより容易となる。なお、金属薄膜は、例えば、金、銀、銅、ニッケル等の金属を前記貫通孔の内壁面にめっきすることにより形成できる。また、本発明の第2の高周波集積回路装置は、前記構成において、前記金属薄膜と、前記基板の表面に形成された前記配線パターンの少なくとも一部(例えば、グランドパターン)とが、電気的に接続されていることが好ましい。これにより、アイソレーションの確保が更に容易となる。また、本発明の第2の高周波集積回路装置は、前記絶縁性樹脂の表面全体に金属薄膜を更に備えていることが好ましい。これにより、アイソレーションの確保がより容易となる上、金属薄膜のシールド効果により、他の高周波回路への電磁波の影響を緩和させることができる。更に、前記構成によれば、高周波集積回路装置の放熱性を向上させることもできる。   The second high-frequency integrated circuit device of the present invention preferably further comprises a metal thin film on the inner wall of the through hole. This makes it easier to ensure isolation. The metal thin film can be formed, for example, by plating a metal such as gold, silver, copper, or nickel on the inner wall surface of the through hole. In the second high-frequency integrated circuit device according to the present invention, the metal thin film and at least a part of the wiring pattern (for example, a ground pattern) formed on the surface of the substrate are electrically connected in the configuration. It is preferable that they are connected. This makes it easier to ensure isolation. The second high-frequency integrated circuit device of the present invention preferably further comprises a metal thin film on the entire surface of the insulating resin. As a result, it becomes easier to ensure isolation, and the influence of electromagnetic waves on other high-frequency circuits can be mitigated by the shielding effect of the metal thin film. Furthermore, according to the said structure, the heat dissipation of a high frequency integrated circuit device can also be improved.

また、本発明の第1及び第2の高周波集積回路装置にそれぞれ設けられる前記分離溝及び前記貫通孔は、全ての高周波素子間に設ける必要はなく、アイソレーションの確保が必要な箇所に設ければよい。例えば、送信電力増幅素子とスイッチ素子との間、送信用素子と受信用素子との間、受信用素子とスイッチ素子との間、スイッチ素子と送信用素子との間等に1つ以上設ければよい。   In addition, the separation grooves and the through holes provided in the first and second high-frequency integrated circuit devices of the present invention do not need to be provided between all the high-frequency elements, and are provided in places where it is necessary to ensure isolation. That's fine. For example, at least one is provided between the transmission power amplifying element and the switch element, between the transmission element and the reception element, between the reception element and the switch element, between the switch element and the transmission element, and the like. That's fine.

本発明の高周波集積回路装置の製造方法は、配線パターンが形成された基板を準備し、前記基板の表面に複数の高周波素子を実装し、絶縁性樹脂を用いて前記高周波素子を封止し、前記絶縁性樹脂において、複数の前記高周波素子間の少なくとも一部に分離溝(第1の製造方法)又は貫通孔(第2の製造方法)を形成する。本製造方法によれば、絶縁性樹脂を用いて高周波素子を封止した後に、分離溝又は貫通孔を形成するため、本発明の高周波集積回路装置を容易に形成することができる。   The method for manufacturing a high-frequency integrated circuit device of the present invention prepares a substrate on which a wiring pattern is formed, mounts a plurality of high-frequency elements on the surface of the substrate, seals the high-frequency elements using an insulating resin, In the insulating resin, a separation groove (first manufacturing method) or a through hole (second manufacturing method) is formed in at least a part between the plurality of high-frequency elements. According to this manufacturing method, since the isolation groove or the through hole is formed after sealing the high frequency element using the insulating resin, the high frequency integrated circuit device of the present invention can be easily formed.

また、前記第1の製造方法において、前記分離溝を形成する際は、機械的に研削して形成する方法、レーザ加工して形成する方法及び金型により圧縮加工して形成する方法のうちいずれかの方法を採用することにより、容易に形成することができる。また、前記第2の製造方法において、前記貫通孔を形成する際は、レーザ加工して形成する方法を採用することにより、容易に形成することができる。以下、本発明の実施形態を詳細に説明する。   In the first manufacturing method, when forming the separation groove, any one of a method of mechanically grinding, a method of forming by laser processing, and a method of forming by compression using a mold By adopting such a method, it can be formed easily. In the second manufacturing method, when the through hole is formed, it can be easily formed by adopting a laser processing method. Hereinafter, embodiments of the present invention will be described in detail.

[第1実施形態]
まず、本発明の第1実施形態について図面を参照して説明する。参照する図1は、第1実施形態に係る高周波集積回路装置の説明図であり、図1Aは概略斜視図、図1Bは断面図である。なお、第1実施形態に係る高周波集積回路装置は、前述した本発明の第1の高周波集積回路装置の一実施形態である。
[First Embodiment]
First, a first embodiment of the present invention will be described with reference to the drawings. FIG. 1 to be referred to is an explanatory diagram of the high-frequency integrated circuit device according to the first embodiment, FIG. 1A is a schematic perspective view, and FIG. 1B is a sectional view. The high-frequency integrated circuit device according to the first embodiment is an embodiment of the first high-frequency integrated circuit device of the present invention described above.

図1Aに示すように、第1実施形態に係る高周波集積回路装置1は、基板10と、基板10の表面に実装された高周波素子11a,11bと、高周波素子11a,11bを封止する絶縁性樹脂12とを備えている。また、図1Bに示すように、基板10は、表面及び内部に配線パターン13,14を備え、更に、高周波素子11a,11bと配線パターン14とを電気的に接続するビア導体15が設けられている。そして、絶縁性樹脂12において、高周波素子11a,11b間に、有底溝からなる分離溝16が設けられている。このように、高周波集積回路装置1は、分離溝16が設けられることによって空気層16aが形成され、この空気層16aの比誘電率が、絶縁性樹脂12の比誘電率より小さいため、高周波素子11a,11b間の電界による容量結合を抑制することができる。これにより、高周波素子11a,11b間のアイソレーションが確保され、高周波素子11a,11b間の信号干渉を防止することができる。なお、分離溝16の幅は、0.2〜10mmが望ましい。0.2mm未満であればアイソレーションの確保が困難となり、10mmを超えると小型化が困難となる。また、分離溝16の底部16bの厚みは、アイソレーションをより容易に確保するためには、0.1mm以下であることが好ましい。   As shown in FIG. 1A, the high-frequency integrated circuit device 1 according to the first embodiment includes a substrate 10, high-frequency elements 11a and 11b mounted on the surface of the substrate 10, and an insulating property for sealing the high-frequency elements 11a and 11b. And a resin 12. As shown in FIG. 1B, the substrate 10 includes wiring patterns 13 and 14 on the surface and inside, and further, via conductors 15 that electrically connect the high frequency elements 11a and 11b and the wiring pattern 14 are provided. Yes. In the insulating resin 12, a separation groove 16 formed of a bottomed groove is provided between the high frequency elements 11a and 11b. Thus, in the high frequency integrated circuit device 1, the air layer 16 a is formed by providing the separation groove 16, and the relative permittivity of the air layer 16 a is smaller than the relative permittivity of the insulating resin 12. Capacitive coupling due to the electric field between 11a and 11b can be suppressed. Thereby, isolation between the high frequency elements 11a and 11b is ensured, and signal interference between the high frequency elements 11a and 11b can be prevented. The width of the separation groove 16 is preferably 0.2 to 10 mm. If it is less than 0.2 mm, it is difficult to ensure isolation, and if it exceeds 10 mm, it is difficult to reduce the size. In addition, the thickness of the bottom 16b of the separation groove 16 is preferably 0.1 mm or less in order to ensure isolation more easily.

また、分離溝16の形成方法は、絶縁性樹脂12を用いて高周波素子11a,11bを封止した後で、機械的に研削して形成する方法、レーザ加工して形成する方法又は金型により圧縮加工して形成する方法を採用することが好ましい。これにより、高周波集積回路装置1を容易に形成することができる上、製造コストを低減させることができる。   The separation groove 16 may be formed by a method in which the high frequency elements 11a and 11b are sealed with the insulating resin 12 and then mechanically ground, a method in which laser processing is performed, or a mold. It is preferable to employ a method of forming by compression processing. As a result, the high-frequency integrated circuit device 1 can be easily formed and the manufacturing cost can be reduced.

次に、本発明の高周波集積回路装置と従来の高周波集積回路装置との信号漏洩レベルの比較について述べる。図2は、第1実施形態に係る高周波集積回路装置1と従来の分離溝が設けられていない高周波集積回路装置について、周波数と信号漏洩レベルとの関係を示すグラフである。図2に示すように、2GHzの周波数において、本実施形態の高周波集積回路装置1(実線)は、従来(破線)に比べ信号漏洩レベルが10dB以上改善されている。なお、この比較の際、高周波集積回路装置1の分離溝16の幅は、0.2mmとした。   Next, a comparison of signal leakage levels between the high frequency integrated circuit device of the present invention and a conventional high frequency integrated circuit device will be described. FIG. 2 is a graph showing the relationship between the frequency and the signal leakage level for the high-frequency integrated circuit device 1 according to the first embodiment and the conventional high-frequency integrated circuit device without the separation groove. As shown in FIG. 2, at a frequency of 2 GHz, the signal leakage level of the high-frequency integrated circuit device 1 (solid line) of the present embodiment is improved by 10 dB or more compared to the conventional (broken line). In this comparison, the width of the separation groove 16 of the high-frequency integrated circuit device 1 was 0.2 mm.

以上、本発明の第1実施形態について説明したが、本発明はこれに限定されるものではない。例えば、図3に示すように、幅方向の断面形状がV字型に形成された分離溝17や、図4に示すように、幅方向の断面形状がU字型に形成された分離溝18を設けてもよい。これにより、容易に分離溝を加工することができる。また、図5に示すように、貫通溝からなる分離溝19を設けてもよい。これにより、高周波素子11a,11b間のアイソレーションをより容易に確保することができる。   The first embodiment of the present invention has been described above, but the present invention is not limited to this. For example, as shown in FIG. 3, the separation groove 17 whose cross-sectional shape in the width direction is formed in a V shape, or the separation groove 18 whose cross-sectional shape in the width direction is formed in a U shape as shown in FIG. 4. May be provided. Thereby, a separation groove can be processed easily. Further, as shown in FIG. 5, a separation groove 19 made of a through groove may be provided. Thereby, the isolation between the high frequency elements 11a and 11b can be more easily ensured.

[第2実施形態]
次に、本発明の第2実施形態について図面を参照して説明する。参照する図6は、第2実施形態に係る高周波集積回路装置の概略斜視図である。なお、図1Aと同一の構成要素には、同一の符号を付し、その説明は省略する。また、第2実施形態に係る高周波集積回路装置は、前述した本発明の第1の高周波集積回路装置の一実施形態である。
[Second Embodiment]
Next, a second embodiment of the present invention will be described with reference to the drawings. FIG. 6 to be referred to is a schematic perspective view of the high-frequency integrated circuit device according to the second embodiment. In addition, the same code | symbol is attached | subjected to the component same as FIG. 1A, and the description is abbreviate | omitted. The high-frequency integrated circuit device according to the second embodiment is an embodiment of the first high-frequency integrated circuit device of the present invention described above.

図6に示すように、第2実施形態に係る高周波集積回路装置20は、基板10の表面に、高周波素子11c,11d,11e,11fが実装されている。そして、絶縁性樹脂12において、高周波素子11c,11d間、高周波素子11e,11f間及び高周波素子11c,11e間に、それぞれ貫通溝からなる分離溝21,22,23が設けられている。その他の構成は、前述した第1実施形態に係る高周波集積回路装置1と同様である。このように、高周波集積回路装置20では、アイソレーションの確保が必要な箇所にのみ分離溝が設けられている。   As shown in FIG. 6, the high-frequency integrated circuit device 20 according to the second embodiment has high-frequency elements 11 c, 11 d, 11 e, and 11 f mounted on the surface of the substrate 10. In the insulating resin 12, separation grooves 21, 22, and 23 each including a through groove are provided between the high-frequency elements 11c and 11d, between the high-frequency elements 11e and 11f, and between the high-frequency elements 11c and 11e. Other configurations are the same as those of the high-frequency integrated circuit device 1 according to the first embodiment described above. As described above, in the high-frequency integrated circuit device 20, the separation groove is provided only in a place where it is necessary to ensure isolation.

[第3実施形態]
次に、本発明の第3実施形態について図面を参照して説明する。参照する図7は、第3実施形態に係る高周波集積回路装置の断面図である。なお、図1Bと同一の構成要素には、同一の符号を付し、その説明は省略する。また、第3実施形態に係る高周波集積回路装置は、前述した本発明の第1の高周波集積回路装置の一実施形態である。
[Third Embodiment]
Next, a third embodiment of the present invention will be described with reference to the drawings. FIG. 7 to be referred to is a cross-sectional view of the high-frequency integrated circuit device according to the third embodiment. In addition, the same code | symbol is attached | subjected to the component same as FIG. 1B, and the description is abbreviate | omitted. The high-frequency integrated circuit device according to the third embodiment is an embodiment of the first high-frequency integrated circuit device of the present invention described above.

図7に示すように、第3実施形態に係る高周波集積回路装置30は、絶縁性樹脂12において、高周波素子11a,11b間に、断面形状がV字型で貫通溝からなる分離溝31が設けられている。また、高周波集積回路装置30は、分離溝31の内壁31aに金属薄膜32を更に備え、この金属薄膜32が、基板10の表面に形成されたグランドパターン33と電気的に接続されている。その他の構成は、前述した第1実施形態に係る高周波集積回路装置1と同様である。これにより、高周波集積回路装置30は、高周波素子11a,11b間のアイソレーションをより容易に確保することができる。なお、金属薄膜32は、例えば、金、銀、銅、ニッケル等の金属を分離溝31の内壁31aの表面にめっきすることにより形成できる。この際、高周波集積回路装置30においては、分離溝31の断面形状がV字型であるため、容易にめっきすることができる。   As shown in FIG. 7, the high-frequency integrated circuit device 30 according to the third embodiment is provided with a separation groove 31 having a V-shaped cross section and a through groove between the high-frequency elements 11 a and 11 b in the insulating resin 12. It has been. The high frequency integrated circuit device 30 further includes a metal thin film 32 on the inner wall 31 a of the separation groove 31, and the metal thin film 32 is electrically connected to the ground pattern 33 formed on the surface of the substrate 10. Other configurations are the same as those of the high-frequency integrated circuit device 1 according to the first embodiment described above. Thereby, the high frequency integrated circuit device 30 can more easily ensure the isolation between the high frequency elements 11a and 11b. The metal thin film 32 can be formed, for example, by plating a metal such as gold, silver, copper, or nickel on the surface of the inner wall 31 a of the separation groove 31. At this time, in the high frequency integrated circuit device 30, since the cross-sectional shape of the separation groove 31 is V-shaped, it can be easily plated.

[第4実施形態]
次に、本発明の第4実施形態について図面を参照して説明する。参照する図8は、第4実施形態に係る高周波集積回路装置の断面図である。なお、図7と同一の構成要素には、同一の符号を付し、その説明は省略する。また、第4実施形態に係る高周波集積回路装置は、前述した本発明の第1の高周波集積回路装置の一実施形態である。
[Fourth Embodiment]
Next, a fourth embodiment of the present invention will be described with reference to the drawings. FIG. 8 to be referred to is a cross-sectional view of the high-frequency integrated circuit device according to the fourth embodiment. In addition, the same code | symbol is attached | subjected to the component same as FIG. 7, and the description is abbreviate | omitted. The high-frequency integrated circuit device according to the fourth embodiment is an embodiment of the first high-frequency integrated circuit device of the present invention described above.

図8に示すように、第4実施形態に係る高周波集積回路装置40は、分離溝31の内壁31aを含む絶縁性樹脂12の表面全体に金属薄膜32を備えている。その他の構成は、前述した第3実施形態に係る高周波集積回路装置30と同様である。これにより、高周波集積回路装置40は、高周波集積回路装置30が奏する効果に加え、金属薄膜32のシールド効果により、他の高周波回路(図示せず)への電磁波の影響を緩和させることができる。更に、第3実施形態に係る高周波集積回路装置30に対し、放熱性を向上させることもできる。   As shown in FIG. 8, the high-frequency integrated circuit device 40 according to the fourth embodiment includes a metal thin film 32 on the entire surface of the insulating resin 12 including the inner wall 31 a of the separation groove 31. Other configurations are the same as those of the high-frequency integrated circuit device 30 according to the third embodiment described above. Thereby, in addition to the effect which the high frequency integrated circuit device 30 has, the high frequency integrated circuit device 40 can relieve the influence of the electromagnetic waves on other high frequency circuits (not shown) by the shielding effect of the metal thin film 32. Furthermore, heat dissipation can be improved with respect to the high-frequency integrated circuit device 30 according to the third embodiment.

[第5実施形態]
次に、本発明の第5実施形態について図面を参照して説明する。参照する図9は、第5実施形態に係る高周波集積回路装置の説明図であり、図5Aは概略斜視図、図5Bは断面図である。なお、図1A,Bと同一の構成要素には、同一の符号を付し、その説明は省略する。また、第5実施形態に係る高周波集積回路装置は、前述した本発明の第2の高周波集積回路装置の一実施形態である。
[Fifth Embodiment]
Next, a fifth embodiment of the present invention will be described with reference to the drawings. FIG. 9 to be referred to is an explanatory diagram of the high-frequency integrated circuit device according to the fifth embodiment, FIG. 5A is a schematic perspective view, and FIG. 5B is a sectional view. The same components as those in FIGS. 1A and 1B are denoted by the same reference numerals, and the description thereof is omitted. The high-frequency integrated circuit device according to the fifth embodiment is an embodiment of the second high-frequency integrated circuit device of the present invention described above.

図9A,Bに示すように、第5実施形態に係る高周波集積回路装置50は、第1実施形態に係る高周波集積回路装置1(図1A,B参照)において、分離溝16の代わりに、高周波素子11a,11b間の一部に複数の貫通孔51が設けられている。その他の構成は、前述した第1実施形態に係る高周波集積回路装置1と同様である。これにより、高周波集積回路装置50は、高周波素子11a,11b間のアイソレーションを容易に確保することができる。例えば、貫通孔51の径D(図9B参照)を0.4mmとし、貫通孔51のピッチを0.4mmとすることで、従来の高周波集積回路装置と比較して信号漏洩レベルで7dB程度改善された。なお、貫通孔51の径Dをできるだけ大きくし、貫通孔51のピッチをできるだけ狭くすることにより、アイソレーションの確保がより容易となることは言うまでもない。また、貫通孔51は、例えば、絶縁性樹脂12を用いて高周波素子11a,11bを封止した後で、レーザ加工等により形成することができる。この際、分離溝を形成する場合に比べ、加工が容易となり、加工時間も短縮できる。   As shown in FIGS. 9A and 9B, the high-frequency integrated circuit device 50 according to the fifth embodiment is different from the high-frequency integrated circuit device 1 according to the first embodiment 1 (see FIGS. 1A and B) in place of the separation groove 16. A plurality of through holes 51 are provided in a part between the elements 11a and 11b. Other configurations are the same as those of the high-frequency integrated circuit device 1 according to the first embodiment described above. Thereby, the high frequency integrated circuit device 50 can easily ensure isolation between the high frequency elements 11a and 11b. For example, by setting the diameter D (see FIG. 9B) of the through holes 51 to 0.4 mm and the pitch of the through holes 51 to 0.4 mm, the signal leakage level is improved by about 7 dB compared to the conventional high frequency integrated circuit device. It was done. Needless to say, it is easier to ensure isolation by increasing the diameter D of the through holes 51 as much as possible and by reducing the pitch of the through holes 51 as much as possible. The through hole 51 can be formed by laser processing or the like after sealing the high frequency elements 11a and 11b using the insulating resin 12, for example. At this time, the processing becomes easier and the processing time can be shortened as compared with the case of forming the separation groove.

[第6実施形態]
次に、本発明の第6実施形態について図面を参照して説明する。参照する図10は、第6実施形態に係る高周波集積回路装置の断面図である。なお、図9Bと同一の構成要素には、同一の符号を付し、その説明は省略する。また、第6実施形態に係る高周波集積回路装置は、前述した本発明の第2の高周波集積回路装置の一実施形態である。
[Sixth Embodiment]
Next, a sixth embodiment of the present invention will be described with reference to the drawings. FIG. 10 to be referred to is a cross-sectional view of the high-frequency integrated circuit device according to the sixth embodiment. In addition, the same code | symbol is attached | subjected to the component same as FIG. 9B, and the description is abbreviate | omitted. The high-frequency integrated circuit device according to the sixth embodiment is an embodiment of the second high-frequency integrated circuit device of the present invention described above.

図10に示すように、第6実施形態に係る高周波集積回路装置60は、第5実施形態に係る高周波集積回路装置50(図9A,B参照)の構成に加え、貫通孔51の内壁51aに金属薄膜61を更に備え、金属薄膜61と、基板10の表面に形成されたグランドパターン33とが電気的に接続されている。これにより、高周波集積回路装置50は、高周波素子11a,11b間のアイソレーションをより容易に確保することができる。なお、金属薄膜61は、例えば、金、銀、銅、ニッケル等の金属を貫通孔51の内壁51aの表面にめっきすることにより形成できる。この際、めっきをより容易に行うために、貫通孔51の径D(図9B参照)を0.2mm以上に形成しておくことが好ましい。   As shown in FIG. 10, the high-frequency integrated circuit device 60 according to the sixth embodiment is formed on the inner wall 51 a of the through hole 51 in addition to the configuration of the high-frequency integrated circuit device 50 (see FIGS. 9A and 9B) according to the fifth embodiment. A metal thin film 61 is further provided, and the metal thin film 61 and the ground pattern 33 formed on the surface of the substrate 10 are electrically connected. Thereby, the high frequency integrated circuit device 50 can more easily ensure the isolation between the high frequency elements 11a and 11b. The metal thin film 61 can be formed, for example, by plating a metal such as gold, silver, copper, or nickel on the surface of the inner wall 51 a of the through hole 51. At this time, in order to perform plating more easily, it is preferable to form the diameter D of the through hole 51 (see FIG. 9B) to 0.2 mm or more.

[第7実施形態]
次に、本発明の第7実施形態について図面を参照して説明する。参照する図11は、第7実施形態に係る高周波集積回路装置の断面図である。なお、図10と同一の構成要素には、同一の符号を付し、その説明は省略する。また、第7実施形態に係る高周波集積回路装置は、前述した本発明の第2の高周波集積回路装置の一実施形態である。
[Seventh Embodiment]
Next, a seventh embodiment of the present invention will be described with reference to the drawings. FIG. 11 to be referred to is a cross-sectional view of the high-frequency integrated circuit device according to the seventh embodiment. In addition, the same code | symbol is attached | subjected to the component same as FIG. 10, and the description is abbreviate | omitted. The high-frequency integrated circuit device according to the seventh embodiment is an embodiment of the second high-frequency integrated circuit device of the present invention described above.

図11に示すように、第7実施形態に係る高周波集積回路装置70は、貫通孔51の内壁51aを含む絶縁性樹脂12の表面全体に金属薄膜61を備えている。その他の構成は、前述した第6実施形態に係る高周波集積回路装置60と同様である。これにより、高周波集積回路装置70は、高周波集積回路装置60が奏する効果に加え、金属薄膜61のシールド効果により、他の高周波回路(図示せず)への電磁波の影響を緩和させることができる。更に、第6実施形態に係る高周波集積回路装置60に対し、放熱性を向上させることもできる。   As shown in FIG. 11, the high-frequency integrated circuit device 70 according to the seventh embodiment includes a metal thin film 61 on the entire surface of the insulating resin 12 including the inner wall 51 a of the through hole 51. Other configurations are the same as those of the high-frequency integrated circuit device 60 according to the sixth embodiment described above. Thereby, in addition to the effect which the high frequency integrated circuit device 60 show | plays, the high frequency integrated circuit device 70 can relieve | moderate the influence of the electromagnetic waves to other high frequency circuits (not shown) by the shielding effect of the metal thin film 61. Furthermore, heat dissipation can be improved with respect to the high-frequency integrated circuit device 60 according to the sixth embodiment.

本発明の第1実施形態に係る高周波集積回路装置の説明図であり、Aは概略斜視図、Bは断面図である。BRIEF DESCRIPTION OF THE DRAWINGS It is explanatory drawing of the high frequency integrated circuit device based on 1st Embodiment of this invention, A is a schematic perspective view, B is sectional drawing. 本発明の第1実施形態に係る高周波集積回路装置と従来の分離溝が設けられていない高周波集積回路装置について、周波数と信号漏洩レベルとの関係を示すグラフである。It is a graph which shows the relationship between a frequency and a signal leakage level about the high frequency integrated circuit device which concerns on 1st Embodiment of this invention, and the conventional high frequency integrated circuit device in which the separation groove | channel is not provided. 本発明の第1実施形態に係る高周波集積回路装置の変形例を示す断面図である。It is sectional drawing which shows the modification of the high frequency integrated circuit device which concerns on 1st Embodiment of this invention. 本発明の第1実施形態に係る高周波集積回路装置の変形例を示す断面図である。It is sectional drawing which shows the modification of the high frequency integrated circuit device which concerns on 1st Embodiment of this invention. 本発明の第1実施形態に係る高周波集積回路装置の変形例を示す断面図である。It is sectional drawing which shows the modification of the high frequency integrated circuit device which concerns on 1st Embodiment of this invention. 本発明の第2実施形態に係る高周波集積回路装置の概略斜視図である。It is a schematic perspective view of the high frequency integrated circuit device which concerns on 2nd Embodiment of this invention. 本発明の第3実施形態に係る高周波集積回路装置の断面図である。It is sectional drawing of the high frequency integrated circuit device which concerns on 3rd Embodiment of this invention. 本発明の第4実施形態に係る高周波集積回路装置の断面図である。It is sectional drawing of the high frequency integrated circuit device which concerns on 4th Embodiment of this invention. 本発明の第5実施形態に係る高周波集積回路装置の説明図であり、Aは概略斜視図、Bは断面図である。It is explanatory drawing of the high frequency integrated circuit device which concerns on 5th Embodiment of this invention, A is a schematic perspective view, B is sectional drawing. 本発明の第6実施形態に係る高周波集積回路装置の断面図である。It is sectional drawing of the high frequency integrated circuit device which concerns on 6th Embodiment of this invention. 本発明の第7実施形態に係る高周波集積回路装置の断面図である。It is sectional drawing of the high frequency integrated circuit device which concerns on 7th Embodiment of this invention.

符号の説明Explanation of symbols

1,20,30,40,50,60,70 高周波集積回路装置
10 基板
11a,11b,11c,11d,11e,11f 高周波素子
12 絶縁性樹脂
13,14 配線パターン
16,17,18,19,21,22,23,31 分離溝
31a,51a 内壁
32,61 金属薄膜
33 グランドパターン
51 貫通孔

1, 20, 30, 40, 50, 60, 70 High-frequency integrated circuit device 10 Substrate 11a, 11b, 11c, 11d, 11e, 11f High-frequency element 12 Insulating resin 13, 14 Wiring pattern 16, 17, 18, 19, 21 , 22, 23, 31 Separation groove 31a, 51a Inner wall 32, 61 Metal thin film 33 Ground pattern 51 Through hole

Claims (20)

配線パターンが形成された基板と、前記基板の表面に実装された複数の高周波素子と、前記高周波素子を封止する絶縁性樹脂とを有する高周波集積回路装置であって、
前記絶縁性樹脂において、複数の前記高周波素子間の少なくとも一部に分離溝が設けられていることを特徴とする高周波集積回路装置。
A high-frequency integrated circuit device having a substrate on which a wiring pattern is formed, a plurality of high-frequency elements mounted on the surface of the substrate, and an insulating resin that seals the high-frequency elements,
In the insulating resin, a separation groove is provided in at least a part between the plurality of high-frequency elements.
前記分離溝の幅方向の断面形状は、V字型又はU字型に形成されている請求項1に記載の高周波集積回路装置。   2. The high-frequency integrated circuit device according to claim 1, wherein a cross-sectional shape of the separation groove in a width direction is formed in a V shape or a U shape. 前記分離溝で区分された前記高周波素子間を電気的に接続する前記配線パターンは、前記基板の内部に形成されている請求項1に記載の高周波集積回路装置。   The high-frequency integrated circuit device according to claim 1, wherein the wiring pattern that electrically connects the high-frequency elements divided by the separation groove is formed inside the substrate. 前記分離溝の内壁に金属薄膜を更に備えている請求項1に記載の高周波集積回路装置。   The high-frequency integrated circuit device according to claim 1, further comprising a metal thin film on an inner wall of the separation groove. 前記分離溝の内壁に金属薄膜を更に備え、
前記金属薄膜と、前記基板の表面に形成された前記配線パターンの少なくとも一部とは、電気的に接続されている請求項1に記載の高周波集積回路装置
Further comprising a metal thin film on the inner wall of the separation groove,
The high frequency integrated circuit device according to claim 1, wherein the metal thin film and at least a part of the wiring pattern formed on the surface of the substrate are electrically connected.
前記絶縁性樹脂の表面全体に金属薄膜を更に備えている請求項1に記載の高周波集積回路装置。   The high-frequency integrated circuit device according to claim 1, further comprising a metal thin film on the entire surface of the insulating resin. 配線パターンが形成された基板と、前記基板の表面に実装された複数の高周波素子と、前記高周波素子を封止する絶縁性樹脂とを有する高周波集積回路装置であって、
前記絶縁性樹脂において、複数の前記高周波素子間の少なくとも一部に貫通孔が設けられていることを特徴とする高周波集積回路装置。
A high-frequency integrated circuit device having a substrate on which a wiring pattern is formed, a plurality of high-frequency elements mounted on the surface of the substrate, and an insulating resin that seals the high-frequency elements,
In the insulating resin, a through hole is provided in at least a part between the plurality of high frequency elements.
前記貫通孔の内壁に金属薄膜を更に備えている請求項7に記載の高周波集積回路装置。   The high frequency integrated circuit device according to claim 7, further comprising a metal thin film on an inner wall of the through hole. 前記貫通孔の内壁に金属薄膜を更に備え、
前記金属薄膜と、前記基板の表面に形成された前記配線パターンの少なくとも一部とは、電気的に接続されている請求項7に記載の高周波集積回路装置。
Further comprising a metal thin film on the inner wall of the through hole,
The high-frequency integrated circuit device according to claim 7, wherein the metal thin film and at least a part of the wiring pattern formed on the surface of the substrate are electrically connected.
前記絶縁性樹脂の表面全体に金属薄膜を更に備えている請求項7に記載の高周波集積回路装置。   The high-frequency integrated circuit device according to claim 7, further comprising a metal thin film on the entire surface of the insulating resin. 前記高周波素子は、送信電力増幅素子及びスイッチ素子を含み、
前記高周波集積回路装置は、前記送信電力増幅素子と前記スイッチ素子との間に前記分離溝又は前記貫通孔が設けられている請求項1又は請求項7に記載の高周波集積回路装置。
The high-frequency element includes a transmission power amplification element and a switch element,
The high frequency integrated circuit device according to claim 1 or 7, wherein the high frequency integrated circuit device is provided with the separation groove or the through hole between the transmission power amplifying element and the switch element.
前記高周波素子は、送信用素子及び受信用素子を含み、
前記高周波集積回路装置は、前記送信用素子と前記受信用素子との間に前記分離溝又は前記貫通孔が設けられている請求項1又は請求項7に記載の高周波集積回路装置。
The high-frequency element includes a transmitting element and a receiving element,
The high-frequency integrated circuit device according to claim 1 or 7, wherein the high-frequency integrated circuit device is provided with the separation groove or the through hole between the transmitting element and the receiving element.
前記分離溝又は前記貫通孔は、複数箇所に設けられている請求項1又は請求項7に記載の高周波集積回路装置。   The high frequency integrated circuit device according to claim 1, wherein the separation groove or the through hole is provided at a plurality of locations. 前記高周波素子は、送信用素子、受信用素子及びスイッチ素子を含み、
前記高周波集積回路装置は、前記送信用素子と前記受信用素子との間、前記受信用素子と前記スイッチ素子との間及び前記スイッチ素子と前記送信用素子との間に前記分離溝又は前記貫通孔が設けられている請求項1又は請求項7に記載の高周波集積回路装置。
The high-frequency element includes a transmitting element, a receiving element, and a switching element,
The high-frequency integrated circuit device includes the separation groove or the penetration between the transmission element and the reception element, between the reception element and the switch element, and between the switch element and the transmission element. The high-frequency integrated circuit device according to claim 1 or 7, wherein a hole is provided.
配線パターンが形成された基板を準備し、
前記基板の表面に複数の高周波素子を実装し、
絶縁性樹脂を用いて前記高周波素子を封止し、
前記絶縁性樹脂において、複数の前記高周波素子間の少なくとも一部に分離溝を形成する高周波集積回路装置の製造方法。
Prepare a board with a wiring pattern,
A plurality of high frequency elements are mounted on the surface of the substrate,
Sealing the high-frequency element using an insulating resin,
A method of manufacturing a high-frequency integrated circuit device, wherein in the insulating resin, a separation groove is formed in at least part of a plurality of the high-frequency elements.
前記分離溝は、前記絶縁性樹脂の一部を機械的に研削して形成する請求項15に記載の高周波集積回路装置の製造方法。   The method of manufacturing a high frequency integrated circuit device according to claim 15, wherein the separation groove is formed by mechanically grinding a part of the insulating resin. 前記分離溝は、前記絶縁性樹脂の一部をレーザ加工して形成する請求項15に記載の高周波集積回路装置の製造方法。   The method of manufacturing a high-frequency integrated circuit device according to claim 15, wherein the separation groove is formed by laser processing a part of the insulating resin. 前記分離溝は、前記絶縁性樹脂の一部を金型により圧縮加工して形成する請求項15に記載の高周波集積回路装置の製造方法。   The method of manufacturing a high frequency integrated circuit device according to claim 15, wherein the separation groove is formed by compressing a part of the insulating resin with a mold. 配線パターンが形成された基板を準備し、
前記基板の表面に複数の高周波素子を実装し、
絶縁性樹脂を用いて前記高周波素子を封止し、
前記絶縁性樹脂において、複数の前記高周波素子間の少なくとも一部に貫通孔を形成する高周波集積回路装置の製造方法。
Prepare a board with a wiring pattern,
A plurality of high frequency elements are mounted on the surface of the substrate,
Sealing the high-frequency element using an insulating resin,
A method of manufacturing a high-frequency integrated circuit device, wherein in the insulating resin, a through hole is formed in at least a part between a plurality of the high-frequency elements.
前記貫通孔は、前記絶縁性樹脂の一部をレーザ加工して形成する請求項19に記載の高周波集積回路装置の製造方法。

The method for manufacturing a high-frequency integrated circuit device according to claim 19, wherein the through hole is formed by laser processing a part of the insulating resin.

JP2004159893A 2004-05-28 2004-05-28 High-frequency integrated circuit device, and method for manufacturing the same Withdrawn JP2005340656A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2004159893A JP2005340656A (en) 2004-05-28 2004-05-28 High-frequency integrated circuit device, and method for manufacturing the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004159893A JP2005340656A (en) 2004-05-28 2004-05-28 High-frequency integrated circuit device, and method for manufacturing the same

Publications (1)

Publication Number Publication Date
JP2005340656A true JP2005340656A (en) 2005-12-08

Family

ID=35493847

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004159893A Withdrawn JP2005340656A (en) 2004-05-28 2004-05-28 High-frequency integrated circuit device, and method for manufacturing the same

Country Status (1)

Country Link
JP (1) JP2005340656A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007311396A (en) * 2006-05-16 2007-11-29 Toshiba Corp High frequency element module
CN115516619A (en) * 2020-05-22 2022-12-23 三菱电机株式会社 Semiconductor device and method for manufacturing semiconductor device
CN115516619B (en) * 2020-05-22 2025-02-14 三菱电机株式会社 Semiconductor device and method for manufacturing semiconductor device

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007311396A (en) * 2006-05-16 2007-11-29 Toshiba Corp High frequency element module
JP4690938B2 (en) * 2006-05-16 2011-06-01 株式会社東芝 High frequency element module
CN115516619A (en) * 2020-05-22 2022-12-23 三菱电机株式会社 Semiconductor device and method for manufacturing semiconductor device
DE112020007228T5 (en) 2020-05-22 2023-03-09 Mitsubishi Electric Corporation Semiconductor device and method of manufacturing a semiconductor device
CN115516619B (en) * 2020-05-22 2025-02-14 三菱电机株式会社 Semiconductor device and method for manufacturing semiconductor device

Similar Documents

Publication Publication Date Title
US6847276B2 (en) Radio frequency circuit module on multi-layer substrate
US9166765B2 (en) High-frequency circuit module
US9647313B2 (en) Surface mount microwave system including a transition between a multilayer arrangement and a hollow waveguide
JP5342704B1 (en) High frequency circuit module
JP2005198051A (en) High frequency module
US7728780B2 (en) Antenna device and information terminal device
JP2005086603A (en) Electronic component module and its manufacturing method
JP2018098677A (en) Transmission/reception module
WO2011118544A1 (en) Wireless module and method for manufacturing same
KR100713195B1 (en) High frequency module and method of manufacturing the same
EP3053187B1 (en) High power rf circuit
JPWO2010023827A1 (en) Waveguide, waveguide connection structure, and waveguide connection method
JP2002100698A (en) Semiconductor device package and semiconductor device
KR100851683B1 (en) Shielding electronic components and / or circuits of electronic devices disturbed by electromagnetic interference
JP3631667B2 (en) Wiring board and its connection structure with waveguide
US7755909B2 (en) Slim design main board
JP2005340656A (en) High-frequency integrated circuit device, and method for manufacturing the same
JP2008263360A (en) High-frequency substrate device
JP2006211620A (en) Filter and duplexer
JP7367381B2 (en) Package substrates and electronic equipment
US20200381797A1 (en) Quasi-coaxial transmission line, semiconductor package including the same, and method of manufacturing the same
JP2002280481A (en) Package for housing high-frequency circuit element
KR100373186B1 (en) A SAW Device and a Manufacturing Method of the same
EP1551106A2 (en) RF module structure of mobile communication terminal
JP4768292B2 (en) Package substrate

Legal Events

Date Code Title Description
A621 Written request for application examination

Effective date: 20070524

Free format text: JAPANESE INTERMEDIATE CODE: A621

A761 Written withdrawal of application

Free format text: JAPANESE INTERMEDIATE CODE: A761

Effective date: 20090306