[go: up one dir, main page]

JP2004245851A - Detection signal processing unit - Google Patents

Detection signal processing unit Download PDF

Info

Publication number
JP2004245851A
JP2004245851A JP2004146765A JP2004146765A JP2004245851A JP 2004245851 A JP2004245851 A JP 2004245851A JP 2004146765 A JP2004146765 A JP 2004146765A JP 2004146765 A JP2004146765 A JP 2004146765A JP 2004245851 A JP2004245851 A JP 2004245851A
Authority
JP
Japan
Prior art keywords
converter
signal processing
digital signal
amplifier
detection signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2004146765A
Other languages
Japanese (ja)
Inventor
Yasufumi Tanaka
靖文 田中
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shimadzu Corp
Original Assignee
Shimadzu Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shimadzu Corp filed Critical Shimadzu Corp
Priority to JP2004146765A priority Critical patent/JP2004245851A/en
Publication of JP2004245851A publication Critical patent/JP2004245851A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Other Investigation Or Analysis Of Materials By Electrical Means (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To detect an input signal having a large dynamic range using a simple constitution. <P>SOLUTION: The detector signal amplified by a pre-amplifier 2 is respectively amplified by m fold and n fold, using amplifiers 4-1 and 4-2, and the amplified signals are held as samples by control signals T<SB>1</SB>and T<SB>2</SB>. Signals with amplification rate of m and n, held as the samples are respectively changed over in a time sharing manner by analog switches 12-1 and 12-2 and guided to an A/D converter 6 to be subjected to A/D conversion, before being inputted to a DSP 8a to be subjected to digital signal processing. <P>COPYRIGHT: (C)2004,JPO&NCIPI

Description

本発明は質量分析計、ガスクロマトグラフ、液体クロマトグラフなどの分析装置や計測装置において、検出信号を処理する処理装置に関し、特に大きなダイナミックレンジをもつ信号の処理に好都合な検出信号処理装置に関するものである。   The present invention relates to a processing device for processing a detection signal in an analysis device or a measurement device such as a mass spectrometer, a gas chromatograph, or a liquid chromatograph, and particularly to a detection signal processing device which is convenient for processing a signal having a large dynamic range. is there.

質量分析計などの検出信号処理装置は、検出器の出力信号を予め設定した増幅率の増幅器で増幅した後、A/D変換器でデジタル信号に変換してデータ処理を行なっている。   2. Description of the Related Art A detection signal processing device such as a mass spectrometer amplifies an output signal of a detector with an amplifier having a preset amplification factor, converts the output signal into a digital signal with an A / D converter, and performs data processing.

予め設定した増幅率に対して入力信号のダイナミックレンジが大き過ぎる場合には、増幅器の出力信号が飽和してしまい、正しい出力を得ることができなくなる。その場合には増幅器の増幅率を下げて再度測定を行なうが、そのためには測定時間が長くなる。また、試料が1回の測定分しかないような場合には再測定を行なうことができなくなってしまう。
本発明の目的は、ダイナミックレンジの大きい入力信号を簡単な構成により検出できるようにすることである。
If the dynamic range of the input signal is too large with respect to the amplification factor set in advance, the output signal of the amplifier will be saturated, and a correct output cannot be obtained. In such a case, the measurement is performed again with the amplification factor of the amplifier lowered, but the measurement time is lengthened. In addition, when the sample has only one measurement, re-measurement cannot be performed.
An object of the present invention is to enable an input signal having a large dynamic range to be detected with a simple configuration.

ダイナミックレンジの大きい入力信号を簡単な構成により検出できるようにするために、分析装置の1つの検出信号を入力して互いに異なる増幅率で増幅する並列接続された複数個の増幅器を備えるとともに、増幅率の異なるそれぞれのデータをスイッチ手段により時間分割で切り換えて1個のA/D変換器に導き、そのA/D変換器のデジタル信号出力を1個のデジタル信号処理専用プロセッサに導くようにしている。   In order to enable an input signal having a large dynamic range to be detected by a simple configuration, a plurality of amplifiers connected in parallel for inputting one detection signal of the analyzer and amplifying them at different amplification factors are provided. Each data having a different rate is switched in a time division manner by the switch means and guided to one A / D converter, and the digital signal output of the A / D converter is guided to one digital signal processing dedicated processor. I have.

本発明の第1の態様では、前記複数個の増幅器の出力側にそれぞれ接続されてデータを保持する同数個のホールド回路を備え、それらのホールド回路に保持された増幅率の異なるそれぞれのデータを前記スイッチ手段により時間分割で切り換えて前記A/D変換器に導く。   According to a first aspect of the present invention, there are provided the same number of hold circuits which are connected to the output sides of the plurality of amplifiers and hold the data, respectively. It is switched by time division by the switch means and guided to the A / D converter.

本発明の第2の態様では、前記複数個の増幅器の出力側にそれぞれ接続され、それぞれの増幅器出力を負領域から正領域にわたる信号になるようにレベルシフト操作を含む演算を行なう、前記増幅器と同数個の演算増幅器を備え、前記A/D変換器を両極性入力をもつものとし、前記複数個の演算増幅器の出力を前記スイッチ手段により切り換えて前記A/D変換器に導く。
そして、デジタル信号処理専用プロセッサによって、これらの複数の入力データを処理する。
In a second aspect of the present invention, the amplifier is connected to an output side of the plurality of amplifiers, and performs an operation including a level shift operation so that each amplifier output becomes a signal ranging from a negative region to a positive region. The same number of operational amplifiers are provided, the A / D converter has a bipolar input, and the outputs of the plurality of operational amplifiers are switched by the switch means and guided to the A / D converter.
Then, the plurality of input data are processed by the processor dedicated to digital signal processing.

本発明では、分析装置の検出信号を入力して互いに異なる増幅率で増幅する並列接続された複数個の増幅器を備え、それらの増幅器に基づく増幅率の異なるそれぞれのデータをスイッチ手段で切り換えて1個のA/D変換器に導いてA/D変換した後、1個のデジタル信号処理専用プロセッサに入力してデジタル処理するようにしたので、簡単な構成で、感度の異なる複数個の出力信号を取り出すことができ、入力信号のダイナミックレンジを拡大することができる。   According to the present invention, a plurality of amplifiers connected in parallel for inputting a detection signal of the analyzer and amplifying the signals at different amplification factors are provided, and each data having a different amplification factor based on the amplifiers is switched by a switch means. After performing A / D conversion by leading the A / D converter to a single digital signal processing dedicated processor, digital processing is performed, so that a plurality of output signals having different sensitivities can be obtained with a simple configuration. Can be extracted, and the dynamic range of the input signal can be expanded.

図1(A)は第1の実施例を表わす。例えば質量分析計に適用した場合について説明すると、質量分析計の検出器の検出信号を増幅する前置増幅器2が設けられ、その前置増幅器2の出力を互いに異なる増幅率で増幅する並列接続された増幅器4−1と4−2が設けられている。増幅器4−1の増幅率はm、増幅器4−2の増幅率はn(m<n)とし、m,nは例えば1,16、32、64、128、256、512といった増幅率に設定できるものとする。   FIG. 1A shows a first embodiment. For example, a case where the present invention is applied to a mass spectrometer will be described. A preamplifier 2 for amplifying a detection signal of a detector of a mass spectrometer is provided, and a preamplifier 2 is connected in parallel to amplify the output of the preamplifier 2 at different amplification factors. Amplifiers 4-1 and 4-2 are provided. The amplification factor of the amplifier 4-1 is m, and the amplification factor of the amplifier 4-2 is n (m <n), and m and n can be set to, for example, 1, 16, 32, 64, 128, 256, and 512. Shall be.

それらの増幅器4−1,4−2の出力にはサンプルホールド回路10−1と10−2がそれぞれ接続され、サンプルホールドされた信号を切り換えてA/D変換器6へ導くために、サンプルホールド回路10−1,10−2の出力側にはアナログスイッチ12−1,12−2がそれぞれ設けられている。A/D変換器6は8、10、12、14、16、20又は24ビットの出力をもつものである。A/D変換器6の出力信号はDSP(デジタル信号処理専用高速プロセッサ)8aに入力されてデータ処理される。DSP8でのデータ処理結果はホストCPUへ出力される。   The sample-and-hold circuits 10-1 and 10-2 are connected to the outputs of the amplifiers 4-1 and 4-2, respectively. Analog switches 12-1 and 12-2 are provided on the output side of the circuits 10-1 and 10-2, respectively. The A / D converter 6 has an output of 8, 10, 12, 14, 16, 20, or 24 bits. The output signal of the A / D converter 6 is input to a DSP (high-speed processor dedicated to digital signal processing) 8a for data processing. The data processing result in the DSP 8 is output to the host CPU.

サンプルホールド回路10−1,10−2とアナログスイッチ12−1,12−2を制御して、増幅された信号のサンプルホールドとA/D変換器6へ入力する信号の切換えを行なうために、それぞれに制御信号T1〜T4がホストCPU側から入力される。 To control the sample-and-hold circuits 10-1 and 10-2 and the analog switches 12-1 and 12-2 to perform sample-and-hold of the amplified signal and switching of the signal input to the A / D converter 6, The control signals T 1 to T 4 are respectively input from the host CPU.

(B)によりこの実施例の動作について説明する。前置増幅器2で増幅された検出器信号は、増幅器4−1と4−2によりそれぞれm倍とn倍に増幅される。制御信号T1,T2によりサンプルホールドされ、T3,T4によりアナログスイッチ12−1がオン、12−2がオフとなるように制御される。このときA/D変換器6には増幅器4−1による増幅率mのデータが入力されてデジタル信号に変換され、DSP8aに入力される。 The operation of this embodiment will be described with reference to FIG. The detector signal amplified by the preamplifier 2 is amplified by m and n times by the amplifiers 4-1 and 4-2, respectively. Sampling and holding are performed by the control signals T 1 and T 2 , and control is performed so that the analog switch 12-1 is turned on and the analog switch 12-2 is turned off by T 3 and T 4 . At this time, the data of the amplification factor m by the amplifier 4-1 is input to the A / D converter 6, converted into a digital signal, and input to the DSP 8a.

次に、アナログスイッチが12−1がオフ、12−2がオンとなるように切り換えられ、A/D変換器6には増幅器4−2による増幅率nの信号が入力されてデジタル値に変換され、DSP8aに入力される。   Next, the analog switch is switched so that 12-1 is turned off and 12-2 is turned on, and the signal of the amplification factor n by the amplifier 4-2 is input to the A / D converter 6 and converted into a digital value. Is input to the DSP 8a.

このように、増幅率がm,nの信号がそれぞれアナログスイッチ12−1,12−2により時分割で切り換えられてA/D変換され、DSP8aに入力されてデジタル信号処理が行なわれる。DSP8aは増幅率mの信号と増幅率nの信号を時間をずらせてともに処理することができ、いずれか適当な増幅率の信号を採用することができ、入力信号に対するダイナミックレンジが広がる。
また、増幅率の低い方で測定信号を読み取り、高い方でノイズを評価するといった使い方もできる。
As described above, the signals having the amplification factors m and n are switched in a time-division manner by the analog switches 12-1 and 12-2, A / D-converted, input to the DSP 8a, and subjected to digital signal processing. The DSP 8a can process the signal having the amplification factor m and the signal having the amplification factor n together with a time lag, and can employ any signal having an appropriate amplification factor, thereby expanding the dynamic range of the input signal.
Further, it is also possible to use such that the measurement signal is read at a lower amplification factor and noise is evaluated at a higher amplification factor.

図2(A)は第2の実施例を表わす。図1(A)と同一の部分には同一の符号を付して説明を省略する。図1(A)の実施例と比較すると、サンプルホールド回路10−1,10−2の位置にそれぞれ検出信号を負領域から正領域にわたる信号になるようにレベルシフト操作を含む演算を行なう演算増幅器14−1,14−2がそれぞれ設けられている。A/D変換器6aは両極性入力をもつものである。   FIG. 2A shows a second embodiment. The same parts as those in FIG. 1A are denoted by the same reference numerals, and description thereof will be omitted. Compared with the embodiment of FIG. 1A, an operational amplifier that performs an operation including a level shift operation so that the detection signal becomes a signal ranging from a negative region to a positive region at the positions of the sample and hold circuits 10-1 and 10-2. 14-1 and 14-2 are provided respectively. The A / D converter 6a has a bipolar input.

演算増幅器14−1,14−2は(B)に示されるように、その出力Vaとして
Va=−R3(Vb/R2+Vc/R1
となる出力信号が得られる。Vbは入力信号、Vcはレファレンス信号である。この出力信号Vaは、図示すると、(C)のように、入力信号Vbが(R3/R2)倍に増幅され、(R3/R1)Vcだけレベルシフトした出力となる。つまり、そのレファレンス信号VcによりA/D変換器6へ入力する信号レベルにオフセット分が加わり、入力信号Vbが負領域から正領域にわたるように変換されたものである。A/D変換器6aは両極性入力をもつものであるため、入力信号の入力電圧範囲が2倍に広がったことになり、その分だけダイナミックレンジがさらに広がる。
Operational amplifier 14-1 and 14-2 as shown in (B), Va = -R 3 as its output Va (Vb / R 2 + Vc / R 1)
Is obtained. Vb is an input signal, and Vc is a reference signal. The output signal Va is an output obtained by amplifying the input signal Vb by (R 3 / R 2 ) times and shifting the level by (R 3 / R 1 ) Vc as shown in FIG. That is, an offset is added to the signal level input to the A / D converter 6 by the reference signal Vc, and the input signal Vb is converted so as to extend from the negative region to the positive region. Since the A / D converter 6a has a bipolar input, the input voltage range of the input signal has been doubled, and the dynamic range further increases accordingly.

図2の実施例でもA/D変換器6aを1個としたことから、増幅率の異なる信号を切り換えてA/D変換器6aに導くために、アナログスイッチ12−1,12−2が設けられている。   Since the A / D converter 6a is also one in the embodiment of FIG. 2, analog switches 12-1 and 12-2 are provided to switch signals having different amplification factors and guide the signals to the A / D converter 6a. Have been.

本発明は質量分析計、ガスクロマトグラフ、液体クロマトグラフなどの分析装置や計測装置の検出信号処理装置として利用することができる。   INDUSTRIAL APPLICABILITY The present invention can be used as a detection signal processing device of an analyzer or a measuring device such as a mass spectrometer, a gas chromatograph, and a liquid chromatograph.

第1の実施例を示す図であり、(A)は回路図、(B)は動作を示すタイミング図である。3A and 3B are diagrams illustrating a first embodiment, in which FIG. 3A is a circuit diagram, and FIG. 3B is a timing diagram illustrating an operation. 第2の実施例を示す図であり、(A)は回路図、(B)はその中の演算増幅器部分を示す回路図、(C)はその演算増幅器部分の動作を示す波形図である。It is a figure which shows 2nd Example, (A) is a circuit diagram, (B) is a circuit diagram which shows the operational amplifier part in it, (C) is a waveform diagram which shows operation | movement of the operational amplifier part.

符号の説明Explanation of reference numerals

4−1,4−2 増幅器
6,6a A/D変換器
8,8a DSP
4-1 and 4-2 Amplifier 6,6a A / D Converter 8,8a DSP

Claims (2)

分析装置の1つの検出信号を入力して互いに異なる増幅率で増幅する並列接続された複数個の増幅器と、
前記増幅器の出力側にそれぞれ接続されてデータを保持する、前記増幅器と同数個のホールド回路と、
1個のA/D変換器と、
前記ホールド回路に保持された増幅率の異なるそれぞれのデータを時間分割で切り換えて前記A/D変換器に導くスイッチ手段と、
前記A/D変換器のデジタル信号出力を入力する1個のデジタル信号処理専用プロセッサとを備え、
前記デジタル信号処理専用プロセッサによって、これらの複数の入力データを処理することを特徴とする検出信号処理装置。
A plurality of amplifiers connected in parallel for inputting one detection signal of the analyzer and amplifying them at different amplification factors;
The same number of hold circuits as the amplifier, each connected to the output side of the amplifier and holding data,
One A / D converter;
Switch means for switching the respective data having different amplification factors held in the hold circuit in a time division manner and leading the data to the A / D converter;
One dedicated digital signal processing processor for inputting the digital signal output of the A / D converter,
The detection signal processing device, wherein the plurality of input data are processed by the processor dedicated to digital signal processing.
分析装置の1つの検出信号を入力して互いに異なる増幅率で増幅する並列接続された複数個の増幅器と、
前記増幅器の出力側にそれぞれ接続され、それぞれの増幅器出力を負領域から正領域にわたる信号になるようにレベルシフト操作を含む演算を行なう、前記増幅器と同数個の演算増幅器と、
両極性入力をもつ1個のA/D変換器と、
前記複数個の演算増幅器の出力を切り換えて前記A/D変換器に導くスイッチ手段と、
前記A/D変換器のデジタル信号出力を入力する1個のデジタル信号処理専用プロセッサとを備え、
前記デジタル信号処理専用プロセッサによって、これらの複数の入力データを処理することを特徴とする検出信号処理装置。
A plurality of amplifiers connected in parallel for inputting one detection signal of the analyzer and amplifying them at different amplification factors;
The same number of operational amplifiers as the amplifiers, each connected to the output side of the amplifier, performing an operation including a level shift operation so that each amplifier output becomes a signal ranging from a negative region to a positive region;
One A / D converter having a bipolar input;
Switch means for switching the outputs of the plurality of operational amplifiers and guiding the outputs to the A / D converter;
One dedicated digital signal processing processor for inputting the digital signal output of the A / D converter,
The detection signal processing device, wherein the plurality of input data are processed by the processor dedicated to digital signal processing.
JP2004146765A 2004-05-17 2004-05-17 Detection signal processing unit Pending JP2004245851A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2004146765A JP2004245851A (en) 2004-05-17 2004-05-17 Detection signal processing unit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004146765A JP2004245851A (en) 2004-05-17 2004-05-17 Detection signal processing unit

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP7353741A Division JPH09184823A (en) 1995-12-28 1995-12-28 Apparatus for processing detection signal of analyzing apparatus

Publications (1)

Publication Number Publication Date
JP2004245851A true JP2004245851A (en) 2004-09-02

Family

ID=33028675

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004146765A Pending JP2004245851A (en) 2004-05-17 2004-05-17 Detection signal processing unit

Country Status (1)

Country Link
JP (1) JP2004245851A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8583156B2 (en) 2004-04-30 2013-11-12 Mitsubishi Electric Corporation Mobile station, base station, communication system, amount-of-data information transmission method, transmission-control-information notification method, and wireless communication method

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03179919A (en) * 1989-12-08 1991-08-05 Fujitsu Ltd analog digital converter
JPH05161008A (en) * 1991-12-05 1993-06-25 Ricoh Co Ltd Picture reader
JPH063465B2 (en) * 1985-01-18 1994-01-12 横河電機株式会社 Signal processor
JPH07273650A (en) * 1994-03-31 1995-10-20 Nec Corp A/d converter circuit for nonlinear signal

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH063465B2 (en) * 1985-01-18 1994-01-12 横河電機株式会社 Signal processor
JPH03179919A (en) * 1989-12-08 1991-08-05 Fujitsu Ltd analog digital converter
JPH05161008A (en) * 1991-12-05 1993-06-25 Ricoh Co Ltd Picture reader
JPH07273650A (en) * 1994-03-31 1995-10-20 Nec Corp A/d converter circuit for nonlinear signal

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8583156B2 (en) 2004-04-30 2013-11-12 Mitsubishi Electric Corporation Mobile station, base station, communication system, amount-of-data information transmission method, transmission-control-information notification method, and wireless communication method
US9113445B2 (en) 2004-04-30 2015-08-18 Mitsubishi Electric Corporation Mobile station, base station, communication system, amount-of-data information transmission method, transmission-control-information notification method, and wireless communication method

Similar Documents

Publication Publication Date Title
JP5645829B2 (en) Signal processing apparatus, mass spectrometer, and photometer
JP4880077B1 (en) X-ray detection signal processing apparatus and method
JPH09184823A (en) Apparatus for processing detection signal of analyzing apparatus
JP3675047B2 (en) Data processing device
US7890074B2 (en) Data acquisition system
Parsnejad et al. Wide dynamic range multi-channel electrochemical instrument for in-field measurements
JP2004245851A (en) Detection signal processing unit
JP2008111704A (en) Multichannel analyzer
JP2008052996A5 (en)
JP2001257592A (en) Measuring device
JP4790330B2 (en) Gas concentration measuring device
JP5033589B2 (en) Foreign matter inspection system for semiconductor wafer
JP2008215898A (en) Impedance measurement apparatus
JPH09312569A (en) D/a converter test device and semiconductor test device using the test device
JP2017215344A5 (en)
JP3036263B2 (en) AGC circuit
JP2541472B2 (en) Micro voltage change detection circuit
JPH1164339A (en) Automatic gain switching method of gas analyzing instrument
JP2008216011A (en) Infrared detection apparatus
CN119070820A (en) Signal acquisition system and electronic equipment
JP5589023B2 (en) Foreign matter inspection system for semiconductor wafer
JP2006133097A (en) Testing device
JPS63173420A (en) Analog/digital converter
JPH04174368A (en) Measuring circuit for delay time difference
KR100659718B1 (en) Method and Apparatus for Detecting 118-DO Power in a Rf Power Amplifier

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20051108

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20060228