JP2003303845A - Semiconductor device and wire bonding method - Google Patents
Semiconductor device and wire bonding methodInfo
- Publication number
- JP2003303845A JP2003303845A JP2002107342A JP2002107342A JP2003303845A JP 2003303845 A JP2003303845 A JP 2003303845A JP 2002107342 A JP2002107342 A JP 2002107342A JP 2002107342 A JP2002107342 A JP 2002107342A JP 2003303845 A JP2003303845 A JP 2003303845A
- Authority
- JP
- Japan
- Prior art keywords
- wire
- bonding
- semiconductor device
- loop
- thin portion
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
- H01L24/78—Apparatus for connecting with wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/4501—Shape
- H01L2224/45012—Cross-sectional shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/4501—Shape
- H01L2224/45012—Cross-sectional shape
- H01L2224/45014—Ribbon connectors, e.g. rectangular cross-section
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/4501—Shape
- H01L2224/45012—Cross-sectional shape
- H01L2224/45015—Cross-sectional shape being circular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/4501—Shape
- H01L2224/45012—Cross-sectional shape
- H01L2224/45016—Cross-sectional shape being elliptic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4801—Structure
- H01L2224/48011—Length
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48095—Kinked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
- H01L2224/48139—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate with an intermediate bond, e.g. continuous wire daisy chain
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
- H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48475—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball
- H01L2224/48476—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area
- H01L2224/48491—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being an additional member attached to the bonding area through an adhesive or solder, e.g. buffer pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/78—Apparatus for connecting with wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/78—Apparatus for connecting with wire connectors
- H01L2224/7825—Means for applying energy, e.g. heating means
- H01L2224/78252—Means for applying energy, e.g. heating means in the upper part of the bonding apparatus, e.g. in the capillary or wedge
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/78—Apparatus for connecting with wire connectors
- H01L2224/7825—Means for applying energy, e.g. heating means
- H01L2224/783—Means for applying energy, e.g. heating means by means of pressure
- H01L2224/78313—Wedge
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/852—Applying energy for connecting
- H01L2224/85201—Compression bonding
- H01L2224/85205—Ultrasonic bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/859—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector involving monitoring, e.g. feedback loop
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85909—Post-treatment of the connector or wire bonding area
- H01L2224/85951—Forming additional members, e.g. for reinforcing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00011—Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01023—Vanadium [V]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
- H01L2924/13055—Insulated gate bipolar transistor [IGBT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/20—Parameters
- H01L2924/207—Diameter ranges
- H01L2924/2076—Diameter ranges equal to or larger than 100 microns
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30105—Capacitance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
Abstract
(57)【要約】
【課題】パワー半導体装置の容量増加に伴うボンディン
グワイヤの太線化の要求に対して、ワイヤの接合界面に
発生する熱応力を低減してパワーサイクル耐量の向上化
を図る。
【解決手段】ボンディングワイヤ4を使って半導体チッ
プ2に形成した接続電極と該電極に接続する外部電極3
の間を相互接続した組立構造になる半導体装置におい
て、電極間に跨がって接続した前記のボンディングワイ
ヤ4のループ部4-3に、パワーサイクル,ヒートサイク
ルに伴う熱膨張差に起因してワイヤに発生する応力の低
減手段として、ループ部に沿って断面形状が偏平な薄肉
部4aを部分的ないし連続的に形成してワイヤループの
撓み性を高め、これによりワイヤ接合部4-1,4-2の接
合界面に作用する応力を低減してワイヤの剥離発生を防
ぎ、パワーサイクル耐量の向上化を図る。
[57] The present invention aims to improve the power cycle resistance by reducing the thermal stress generated at the bonding interface of the wire in response to the demand for thickening the bonding wire accompanying the increase in capacity of the power semiconductor device. A connection electrode formed on a semiconductor chip 2 using a bonding wire 4 and an external electrode 3 connected to the electrode
In the semiconductor device having an assembly structure in which the two are connected to each other, the loop portion 4-3 of the bonding wire 4 connected across the electrodes is caused by the difference in thermal expansion accompanying the power cycle and the heat cycle. As a means for reducing the stress generated in the wire, a thin portion 4a having a flat cross-sectional shape along the loop portion is partially or continuously formed to enhance the flexibility of the wire loop, whereby the wire joint portion 4-1, The stress acting on the 4-2 joint interface is reduced to prevent the occurrence of wire peeling and to improve the power cycle resistance.
Description
【0001】[0001]
【発明の属する技術分野】本発明は、半導体チップ上の
接続電極と他の電極,例えば外部導出端子との間をボン
ディングワイヤで相互接続したIGBTモジュールなど
を実施対象とする半導体装置、およびそのワイヤボンデ
ィング方法に関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a semiconductor device for implementing an IGBT module or the like in which a connecting electrode on a semiconductor chip and another electrode, for example, an external lead terminal are interconnected by a bonding wire, and the wire thereof. Regarding the bonding method.
【0002】[0002]
【従来の技術】頭記の半導体装置において、IGBT半
導体チップ上の接続電極と外部導出端子の電極との間を
電気的に接続する方法として、超音波ワイヤボンデイン
グが一般に採用されている。ところで、近年になりパワ
ー半導体装置の大容量化に伴いその動作電流も益々増大
する傾向にあることから、これに対応してボンディング
ワイヤ(アルミワイヤ)を太線化して現在使用している
ワイヤよりも線径の太いワイヤを使用することが必要と
なっている。2. Description of the Related Art In the above-mentioned semiconductor device, ultrasonic wire bonding is generally adopted as a method of electrically connecting a connection electrode on an IGBT semiconductor chip and an electrode of an external lead terminal. By the way, in recent years, the operating current of the power semiconductor device has tended to increase as the capacity of the semiconductor device increases, and accordingly, the bonding wire (aluminum wire) is made thicker than that of the wire currently used. It is necessary to use a wire with a large wire diameter.
【0003】ここで、頭記のIGBTモジュールを例
に、従来例の半導体装置を図12に、またこの半導体装
置のワイヤボンディングに適用する従来の超音波ワイヤ
ボンダの構成を図13に示す。まず、図12において、
1は絶縁基板、2は基板1に半田マウントした半導体チ
ップ(IGBT)、3は外部導出端子の電極(以下、外
部電極と呼称する)、4が半導体チップ2の接続電極と
外部電極3との間に接続したボンディングワイヤ(断面
円形なアルミ丸線)であり、このボンディングワイヤ4
は次記の超音波ワイヤボンダを使ってボンディングされ
る。なお、図中で4-1は半導体チップ2の電極面に接合
した第1ボンディング点のワイヤ接合部、4-2は外部電
極3に接合した第2ボンディング点のワイヤ接合部、4
-3はワイヤ接合部4-1と4-2の間に形成されたワイヤル
ープ部、5は半田付け部を示す。FIG. 12 shows a conventional semiconductor device, and FIG. 13 shows the structure of a conventional ultrasonic wire bonder applied to wire bonding of the semiconductor device, taking the above-mentioned IGBT module as an example. First, in FIG.
1 is an insulating substrate, 2 is a semiconductor chip (IGBT) solder-mounted on the substrate 1, 3 is an electrode of an external lead terminal (hereinafter, referred to as an external electrode), 4 is a connection electrode of the semiconductor chip 2 and the external electrode 3. Bonding wire (aluminum round wire with a circular cross section) connected between these bonding wires 4
Is bonded using the ultrasonic wire bonder described below. In the figure, 4-1 is a wire bonding portion at a first bonding point bonded to the electrode surface of the semiconductor chip 2, 4-2 is a wire bonding portion at a second bonding point bonded to the external electrode 3, 4
Reference numeral -3 indicates a wire loop portion formed between the wire joining portions 4-1 and 4-2, and reference numeral 5 indicates a soldering portion.
【0004】また、図13に示す超音波ワイヤボンダに
おいて、6はボンダの支持アーム、7は超音波ホーン、
8はワイヤカッター、9はワイヤクランプ、10はワイ
ヤホルダ、11はボンディングツール(ウエッジツー
ル)、12はボンディングツールホルダ、13は半導体
装置の組立体を載せるテーブルである。上記構成の超音
波ワイヤボンダで、ワイヤ4はワイヤ供給ユニット(図
示せず)からワイヤホルダー10を通じてボンディング
ツール11に供給する。ここで、ボンディングツール1
1を第1ボンディング点である半導体チップ2の上に移
動し(あるいはアーム6を固定したままテーブル13を
ボンディング位置に移動する)、ワイヤクランプ9,ボ
ンディングツール11を操作して、ワイヤ4の先端を半
導体チップ2の電極面に押付けて加圧し、この状態で図
示しない超音波振動ユニットから発生した超音波振動を
超音波ホーン7を介してボンディングツール11に印加
する。これによりワイヤ4の接合部4-1が半導体チップ
2の接続電極面に接合される。続いて、弧状のループ部
4-3を形成するようにワイヤ4を繰り出しながらボンデ
ィングツール11を第2ボンディング点である外部端子
の電極3に移動し、ここで前記と同様なボンディング操
作を行ってワイヤ4の接合部4-2を外部電極3に接合
し、最後にワイヤ4をカットする。これにより、半導体
チップ2と外部電極3との間がボンディングワイヤ4で
相互接続される。In the ultrasonic wire bonder shown in FIG. 13, 6 is a support arm of the bonder, 7 is an ultrasonic horn,
Reference numeral 8 is a wire cutter, 9 is a wire clamp, 10 is a wire holder, 11 is a bonding tool (wedge tool), 12 is a bonding tool holder, and 13 is a table on which a semiconductor device assembly is mounted. In the ultrasonic wire bonder having the above structure, the wire 4 is supplied from the wire supply unit (not shown) to the bonding tool 11 through the wire holder 10. Here, the bonding tool 1
1 is moved onto the semiconductor chip 2 which is the first bonding point (or the table 13 is moved to the bonding position while the arm 6 is fixed), the wire clamp 9 and the bonding tool 11 are operated, and the tip of the wire 4 is moved. Is pressed against the electrode surface of the semiconductor chip 2 to apply pressure, and in this state, ultrasonic vibration generated from an ultrasonic vibration unit (not shown) is applied to the bonding tool 11 via the ultrasonic horn 7. As a result, the bonding portion 4-1 of the wire 4 is bonded to the connection electrode surface of the semiconductor chip 2. Then, the wire 4 is fed so as to form the arc-shaped loop portion 4-3, and the bonding tool 11 is moved to the electrode 3 of the external terminal, which is the second bonding point, where the same bonding operation as described above is performed. The bonding portion 4-2 of the wire 4 is bonded to the external electrode 3, and finally the wire 4 is cut. As a result, the semiconductor chip 2 and the external electrode 3 are interconnected by the bonding wire 4.
【0005】[0005]
【発明が解決しようとする課題】ところで、モータの運
転制御などに適用する前記のパワー半導体装置は、モー
ター制御に伴い駆動電流がON,OFFを繰返すことか
ら、過酷なパワーサイクル,ヒートサイクルが加わるこ
とになる。また、半導体チップ2,外部電極3,ワイヤ
4との線膨張係数差もあり、運転時における急激な温度
変化の繰返しに伴い、半導体チップ2とワイヤ4との接
合界面に線膨張係数の差に起因する熱応力が発生し、特
にワイヤ4の線径が太くなるとワイヤ自身の剛性も増す
ことから接合界面の熱応力が顕著に表れる。このため、
半導体チップ2とワイヤ4との接合面におけるワイヤの
剥離,半導体チップのクラック発生などのダメージが生
じ易くなり、このためにパワーサイクル,ヒートサイク
ルの耐量低下をもたらして半導体装置の信頼性が低下す
るという問題がある。By the way, in the above-mentioned power semiconductor device applied to the operation control of the motor and the like, since the drive current is repeatedly turned on and off in accordance with the motor control, a severe power cycle and heat cycle are added. It will be. In addition, there is a difference in linear expansion coefficient between the semiconductor chip 2, the external electrode 3, and the wire 4, and a difference in linear expansion coefficient at the bonding interface between the semiconductor chip 2 and the wire 4 due to repeated rapid temperature changes during operation. The resulting thermal stress is generated, and particularly when the wire diameter of the wire 4 is increased, the rigidity of the wire itself is also increased, so that the thermal stress at the bonding interface is remarkably exhibited. For this reason,
Damage such as peeling of the wire at the joint surface between the semiconductor chip 2 and the wire 4 and cracking of the semiconductor chip is likely to occur, which results in a reduction in the resistance to power cycles and heat cycles and a decrease in the reliability of the semiconductor device. There is a problem.
【0006】一方、前記問題の対応策として、従来では
特開平9−27522号公報,あるいは特開平11−3
30134号公報に開示されているように、超音波ウエ
ッジボンディングツールを使ってワイヤを電極面に接合
する際に、あらかじめワイヤの接合部分を偏平状にプリ
フォームしてから半導体チップの電極に押し当てて超音
波ボンディングを行うことで、半導体チップに過大な押
圧荷重を加えることなしに、ワイヤと電極との間の接合
面積を増加させてヒートサイクル,パワーサイクル耐量
を高めるようにしたワイヤボンディング方法が知られて
いる。On the other hand, as a countermeasure for the above-mentioned problem, conventionally, JP-A-9-27522 or JP-A-11-3 is used.
As disclosed in Japanese Patent No. 30134, when a wire is bonded to an electrode surface by using an ultrasonic wedge bonding tool, the wire bonding portion is preformed into a flat shape and then pressed against an electrode of a semiconductor chip. By performing ultrasonic bonding with a wire, a wire bonding method that increases the bonding area between the wire and the electrode to increase the heat cycle and power cycle resistance without applying an excessive pressing load to the semiconductor chip is available. Are known.
【0007】しかしながら、ワイヤボンディングのテス
トなどを通じて発明者等が得た知見によれば、ボンディ
ングワイヤとして線径φ400μm,φ500μmの太
いアルミワイヤを使用した場合には、前記のようなプリ
フォーム方法でワイヤと電極との接合面積を増加させて
もパワーサイクル耐量の改善には限界があり、ワイヤ接
合部が剥離し易くなるなどのトラブルが発生することが
認められた。However, according to the knowledge obtained by the inventors through a wire bonding test, etc., when a thick aluminum wire having a wire diameter of φ400 μm and φ500 μm is used as the bonding wire, the wire is formed by the above preforming method. It has been confirmed that there is a limit to the improvement in the power cycle withstanding ability even if the joining area between the electrode and the electrode is increased, and a trouble occurs such that the wire joining portion is easily peeled off.
【0008】すなわち、ボンディングワイヤは第1ボン
ディング点と第2ボンディング点との間に弧状のループ
を形成し、ワイヤと接合相手電極との熱膨張差に起因し
て発生する熱応力をループ部の撓み性で吸収するように
しているが、ワイヤの線径が太くなるとループ部の剛性
が大きくなることから熱応力をループ自身の撓み性で吸
収し切れず、その応力が両端の接合部に加わってワイヤ
剥離を引き起こす。That is, the bonding wire forms an arc loop between the first bonding point and the second bonding point, and the thermal stress generated due to the difference in thermal expansion between the wire and the bonding partner electrode is applied to the loop portion. Although the flexibility is used to absorb it, the rigidity of the loop portion increases as the wire diameter increases, so the thermal stress cannot be completely absorbed by the flexibility of the loop itself, and the stress is applied to the joints at both ends. Cause wire peeling.
【0009】本発明は上記の点に鑑みなされたものであ
り、その目的は半導体装置の容量増加に伴うボンディン
グワイヤの太線化の要求に対し、パワーサイクル耐量,
信頼性のさらなる向上が図れるように改良した半導体装
置,およびそのワイヤボンディング方法を提供すること
にある。The present invention has been made in view of the above points, and an object thereof is to meet the demand for thicker bonding wires with the increase in capacity of a semiconductor device, power cycle resistance,
An object of the present invention is to provide a semiconductor device improved so as to further improve reliability and a wire bonding method thereof.
【0010】[0010]
【課題を解決するための手段】上記目的を達成するため
に、本発明によれば、ボンディングワイヤを使って半導
体チップ上に形成した接続電極と該電極に接続する外部
導出端子などの他の部品電極の間を相互接続した組立構
造になる半導体装置において、電極間に跨がって接続し
た前記のボンディングワイヤのループ部、つまり第1ボ
ンディング点と第2ボンディング点との間で弧状に延在
するワイヤループ部に、ワイヤに発生する応力の低減手
段として、ループ部に沿った断面形状が偏平な薄肉部を
形成する(請求項1)ものとし、その具体的な実施態様
としてワイヤの薄肉部を、ループ部に沿って1ないし複
数箇所に分けて形成する(請求項2)、あるいはワイヤ
の薄肉部を、ワイヤループの略全長域に亘り連続形成す
る(請求項3)ことができる。In order to achieve the above object, according to the present invention, a connecting electrode formed on a semiconductor chip by using a bonding wire and other parts such as an external lead terminal connected to the electrode. In a semiconductor device having an assembled structure in which electrodes are interconnected, the loop portion of the bonding wire connected across the electrodes, that is, extending in an arc shape between a first bonding point and a second bonding point. As a means for reducing the stress generated in the wire, a thin portion having a flat cross-section along the loop portion is formed in the wire loop portion (claim 1), and a specific embodiment thereof is a thin portion of the wire. Is formed at one or a plurality of locations along the loop portion (claim 2), or the thin-walled portion of the wire is continuously formed over substantially the entire length of the wire loop (claim 3). Can.
【0011】上記のように、両端を第1ボンディング
点,第2ボンディング点に接合したワイヤのループ部
に、そのループ方向に沿って断面偏平な薄肉部を形成す
ることにより、その薄肉部ではワイヤの断面係数が小さ
くなり、断面形状が円形な丸線のワイヤでループ部を形
成した場合と比べてループ部の撓み性が増す。したがっ
て、このボンディングワイヤを使って半導体装置の電極
間を相互接続することにより、ボンディングワイヤに線
径の太いワイヤを用いた場合でも、過酷なパワーサイク
ル,ヒートサイクルに伴いワイヤに発生する熱応力をル
ープ自身で吸収することができる。これにより、ワイヤ
の接合部界面に過大な応力が加わることがなく、高いパ
ワーサイクル耐量を確保して半導体装置の信頼性向上が
図れる。As described above, by forming a thin portion having a flat cross section along the loop direction in the loop portion of the wire whose both ends are joined to the first bonding point and the second bonding point, the wire is formed in the thin portion. The cross-section coefficient is smaller, and the flexibility of the loop portion is increased as compared with the case where the loop portion is formed by a round wire having a circular cross-sectional shape. Therefore, by connecting the electrodes of the semiconductor device to each other by using this bonding wire, even if a wire having a large wire diameter is used as the bonding wire, the thermal stress generated in the wire due to the severe power cycle and heat cycle is prevented. It can be absorbed by the loop itself. As a result, an excessive stress is not applied to the bonding interface of the wire, a high power cycle resistance is secured, and the reliability of the semiconductor device can be improved.
【0012】また、前記の半導体装置に適用する本発明
のワイヤボンディング方法によれば、ボンディングツー
ルに供給したワイヤを第1ボンディング点と第2ボンデ
ィング点で接続相手の電極面に接合するようにし、ここ
でボンディングツールに供給するワイヤに対し、その第
1ボンディングの接合部と第2ボンディングの接合部と
の間のループ部に対応する部位に、そのループ方向に沿
った断面形状が偏平な薄肉部を形成してボンディングを
行う(請求項4)ものとし、具体的にはボンディングツ
ールへのワイヤ供給経路の途上で、断面円形の丸線ワイ
ヤに加圧力を加えてプレスし、ワイヤを断面偏平状に塑
性変形させて薄肉部を形成するようにする(請求項
5)。According to the wire bonding method of the present invention applied to the semiconductor device, the wire supplied to the bonding tool is bonded to the electrode surface of the connection partner at the first bonding point and the second bonding point. Here, with respect to the wire supplied to the bonding tool, a thin-walled portion having a flat cross-sectional shape along the loop direction at a portion corresponding to a loop portion between the bonding portion of the first bonding and the bonding portion of the second bonding. Is formed and bonding is performed (claim 4). Specifically, a round wire having a circular cross section is pressed by applying a pressing force on the wire feeding path to the bonding tool, and the wire has a flat cross section. Then, it is plastically deformed to form a thin portion (claim 5).
【0013】また、この場合の実施態様として、ワイヤ
の薄肉部を、ワイヤループ上の1ないし複数箇所に分け
て局部的に形成する(請求項6)、あるいはワイヤルー
プのほぼ全長域に連続して形成する(請求項7)ことが
できる。さらに、薄肉部を形成する際に、ワイヤを加熱
しながら加圧力を加えて薄肉部を形成する(請求項8)
ことにより、加工硬化,クラック発生を伴うことなしに
ワイヤを軟化させた状態で薄肉部の塑性変形加工を容易
に行うことができる。As an embodiment of this case, the thin-walled portion of the wire is locally formed by dividing it into one or a plurality of locations on the wire loop (claim 6), or is continuously formed over substantially the entire length of the wire loop. Can be formed (claim 7). Further, when the thin portion is formed, a pressing force is applied while heating the wire to form the thin portion (claim 8).
As a result, it is possible to easily perform the plastic deformation processing of the thin portion while the wire is softened without causing work hardening and cracking.
【0014】[0014]
【発明の実施の形態】以下、本発明の実施の形態を図1
〜図9に示す実施例に基づいて説明する。なお、実施例
の図中で図12,図13に対応する部材には同じ符号を
付してその詳細な説明は省略する。まず、本発明の請求
項1〜3に係わる半導体装置の実施例を図1〜図4に示
す。図1,図2に示す半導体装置の組立構造は基本的に
図12と同様であるが、半導体チップ2と外部電極3と
の間に接続したボンディングワイヤ4について、そのル
ープ部4-3には次記のようにループ方向に沿った断面形
状が偏平になる薄肉部4aが形成されている。ここで、
図1の実施例では薄肉部4aがループ部4-3の形状に沿
って二箇所に分けて形成されているのに対し、図2の実
施例では薄肉部4aがループ部4-3の略全域に亘って連
続的に形成されている。なお、ボンディングワイヤ4の
本来の丸線の断面形状を図1(b) に、また薄肉部4aの
断面形状を図1(c) ,図2(b) に示し、この場合にワイ
ヤの丸線部分から薄肉部への断面変化が不連続でなくて
緩やかに移行するようにするのがよい。BEST MODE FOR CARRYING OUT THE INVENTION Embodiments of the present invention will be described below with reference to FIG.
~ It demonstrates based on the Example shown in FIG. In the drawings of the embodiments, members corresponding to those in FIGS. 12 and 13 are designated by the same reference numerals, and detailed description thereof will be omitted. First, FIGS. 1 to 4 show an embodiment of a semiconductor device according to claims 1 to 3 of the present invention. The assembly structure of the semiconductor device shown in FIGS. 1 and 2 is basically the same as that of FIG. 12, except that the bonding wire 4 connected between the semiconductor chip 2 and the external electrode 3 is not connected to the loop portion 4-3. As described below, a thin portion 4a having a flat cross-sectional shape along the loop direction is formed. here,
In the embodiment of FIG. 1, the thin portion 4a is formed at two locations along the shape of the loop portion 4-3, whereas in the embodiment of FIG. 2, the thin portion 4a is substantially the loop portion 4-3. It is formed continuously over the entire area. The cross-sectional shape of the original round wire of the bonding wire 4 is shown in FIG. 1 (b), and the cross-sectional shape of the thin portion 4a is shown in FIG. 1 (c) and FIG. 2 (b). It is preferable that the cross-sectional change from the portion to the thin portion is not discontinuous but transitions gently.
【0015】また、図3,図4はボンディングワイヤ4
を半導体チップ2と外部電極3との間の配線経路に沿っ
てステッチボンディングした例の実施例であり、図示例
ではステッチボンディングしたワイヤ4の各ループ部に
対してその略全長域に亘って図2の実施例と同様な薄肉
部4aが形成されている。上記のようにボンディングワ
イヤ4のループ部4-3に断面偏平な薄肉部4aを形成す
ることにより、ワイヤのループ方向への曲げに対する薄
肉部4aでの断面係数が小さくなってワイヤの撓み性が
増し、これにより半導体チップ2,外部電極3,ボンデ
ィングワイヤ4の熱膨張係数差により、パワーサイク
ル,ヒートサイクルに伴ってボンディングワイヤ4に生
じた熱応力は前記の薄肉部の撓み性により吸収されて、
ワイヤの接合界面に加わる応力が低減するようになる。3 and 4 show the bonding wire 4
Is an embodiment of an example in which stitch bonding is performed along a wiring path between the semiconductor chip 2 and the external electrode 3. In the illustrated example, each loop portion of the wire 4 stitch-bonded is shown over substantially the entire length thereof. A thin portion 4a similar to that of the second embodiment is formed. By forming the thin-walled portion 4a having a flat cross section in the loop portion 4-3 of the bonding wire 4 as described above, the cross-section coefficient of the thin-walled portion 4a against bending of the wire in the loop direction is reduced and the flexibility of the wire is reduced. As a result, due to the difference in thermal expansion coefficient between the semiconductor chip 2, the external electrode 3, and the bonding wire 4, the thermal stress generated in the bonding wire 4 due to the power cycle and the heat cycle is absorbed by the flexibility of the thin portion. ,
The stress applied to the bonding interface of the wire is reduced.
【0016】なお、この場合に、前記した薄肉部4aの
厚さは元の線径(断面円形)の半分以下とするのがよ
く、図1の構成でワイヤ(アルミワイヤ)4の線径がφ
400μm、第1ボンディング点と第2ボンディング点
の間のワイヤ長さが40mmである場合に、そのループ部
4-3の2箇所に分けて厚さ100μmの薄肉部4aを成
形することにより、半導体チップ2と外部電極3,ワイ
ヤ4の線膨張係数との差に起因してワイヤ4の接合部4
-1と半導体チップ2との接合界面に発生する最大応力
を、薄肉部4aを形成しない丸線のままのワイヤと比べ
て約20%低減する。また、図2〜図4のようにワイヤ
4のループ部4-3に薄肉部4aを連続形成することによ
り、前記と同様なワイヤの線径,長さ条件では、ワイヤ
の接合界面に発生する最大応力を約50%程度まで低減
することが可能となる。なお、図1の実施例では、薄肉
部4aをワイヤ4のループ部4-3に2箇所に分けて形成
しているが、1箇所もしくは3箇所以上に設定して実施
しても同様な効果が得られる。In this case, it is preferable that the thickness of the thin portion 4a is not more than half of the original wire diameter (circular cross section), and the wire diameter of the wire (aluminum wire) 4 in the configuration of FIG. φ
When the wire length between the first bonding point and the second bonding point is 400 μm, and the wire length is 40 mm, the thin portion 4a having a thickness of 100 μm is formed by dividing the loop portion 4-3 into two parts. Due to the difference between the coefficient of linear expansion of the tip 2 and the external electrode 3 and the wire 4, the bonding portion 4 of the wire 4
-1 reduces the maximum stress generated at the bonding interface between the semiconductor chip 2 and the semiconductor chip 2 by about 20% as compared with a wire that is a round wire without forming the thin portion 4a. Further, by continuously forming the thin portion 4a on the loop portion 4-3 of the wire 4 as shown in FIG. 2 to FIG. 4, the thin portion 4a is generated at the wire bonding interface under the same wire diameter and length conditions as described above. It is possible to reduce the maximum stress to about 50%. In addition, in the embodiment of FIG. 1, the thin portion 4a is formed in the loop portion 4-3 of the wire 4 at two locations, but the same effect can be obtained by setting it at one location or at three or more locations. Is obtained.
【0017】次に、発明者等がボンディングワイヤに加
わる応力をシミュレーションした解析結果を図5に示
す。すなわち、図5(a) に示すワイヤの形状を基本とし
て、(b) 〜(d) 図に示す構造のワイヤ((b),(c),(d) 図
のワイヤはそれぞれ図12,図1,図2に示したボンデ
ィングワイヤに対応する)を供試モデルとして、半導体
装置にパワーサイクルを加えた模擬条件でワイヤ上に設
定した各部(I〜V)に発生する応力を解析し、その比
較結果を図5(e) の表にまとめた。なお、図5(e) の表
における数値は、図5(b) 図に示した供試モデルの部位
Iに発生する応力を100とした比較値である。Next, FIG. 5 shows an analysis result obtained by simulating the stress applied to the bonding wire by the inventors. That is, on the basis of the shape of the wire shown in FIG. 5 (a), the wires having the structures shown in (b) to (d) ((b), (c), (d) are shown in FIG. 12 and FIG. 1, corresponding to the bonding wire shown in FIG. 2) is used as a test model, and the stress generated in each part (IV) set on the wire is analyzed under a simulated condition in which a power cycle is applied to the semiconductor device. The comparison results are summarized in the table in Fig. 5 (e). The numerical values in the table of FIG. 5 (e) are comparative values with the stress generated in the part I of the test model shown in FIG. 5 (b) as 100.
【0018】この解析結果から判るように、ボンディン
グワイヤ4を丸線のままとした(b)図の供試モデルで、
ワイヤと接続電極との接合界面(部位I)に発生する応
力を100とすると、(c),(d) 図の供試モデルでは接合
界面(部位I)に発生する応力はそれぞれ75,45に
低減する。これにより、先記した図1〜図4に示した半
導体装置では、ワイヤ接合部の剥離発生を防止して高い
パワーサイクル耐量を確保することができる。As can be seen from the results of this analysis, the bonding wire 4 was left as a round wire in the test model shown in FIG.
Assuming that the stress generated at the bonding interface (site I) between the wire and the connection electrode is 100, the stresses generated at the bonding interface (site I) are 75 and 45, respectively, in the sample models of (c) and (d). Reduce. As a result, in the above-described semiconductor device shown in FIGS. 1 to 4, it is possible to prevent the occurrence of peeling of the wire bonding portion and ensure a high power cycle resistance.
【0019】次に、前記のようにボンディングワイヤ4
に薄肉部4aを形成して行う本発明のワイヤボンディン
グ方法を、以下に述べる超音波ボンダの実施例を基に説
明する。まず、本発明のワイヤボンディング方法に使用
する超音波ボンダの全体構造を図6に示す。このボンダ
は基本的には図13に示した従来構造と同様であるが、
ワイヤ4の供給経路の途上に薄肉部成形ユニット14を
追加装備し、この成形ユニット14を用いてツールに供
給するワイヤに対し、後記のように第1ボンディングの
接合部と第2ボンディングの接合部との間のループ部に
対応するワイヤ部位に、断面形状が偏平な薄肉部をプレ
スして成形する。Next, as described above, the bonding wire 4
The wire bonding method of the present invention, which is performed by forming the thin portion 4a on the inner surface of the thin film portion 4a, will be described based on the embodiment of the ultrasonic bonder described below. First, FIG. 6 shows the entire structure of an ultrasonic bonder used in the wire bonding method of the present invention. This bonder is basically the same as the conventional structure shown in FIG.
A thin-walled portion molding unit 14 is additionally provided on the way of the supply path of the wire 4, and a bonding portion of the first bonding and a bonding portion of the second bonding are connected to the wire supplied to the tool using the molding unit 14 as described later. A thin portion having a flat cross-sectional shape is pressed and formed at the wire portion corresponding to the loop portion between the and.
【0020】次に、薄肉部成形ユニット14の具体的な
実施形態の構造を図7,図8に示す。ここで、図7の薄
肉部成形ユニットは、図1のようにワイヤ4のループ部
4-3に薄肉部4aを分散して断続的に形成する場合に適
用し、また図8の薄肉部成形ユニットは、図2,もしく
は図3,図4のようにワイヤ4のループ部に薄肉部4a
を連続的に形成する場合に適用する。Next, the structure of a specific embodiment of the thin portion molding unit 14 is shown in FIGS. Here, the thin portion forming unit of FIG. 7 is applied when the thin portion 4a is dispersedly formed in the loop portion 4-3 of the wire 4 as shown in FIG. 1, and the thin portion forming unit of FIG. The unit has a thin-walled part 4a on the loop part of the wire 4 as shown in FIG.
It is applied when forming continuously.
【0021】すなわち、図7の薄肉部成形ユニット14
では、ワイヤの供給通路を挟んで、その上下に可動式の
成形上型14aと固定の成形下型14bとを配置し、成
形上型14aはその上面を傾斜面として、ここに押し当
てた楔形のカム14cを駆動モータ14dで前進,後退
させるようにしている。そして、成形上型14aと成形
下型14bの間にワイヤを通した状態でカム14cを前
進操作すると、成形上型14aが下降してワイヤを成形
下型14bに押付け、その加圧力でワイヤを断面偏平状
に塑性変形して薄肉部4aを形成する。That is, the thin portion molding unit 14 of FIG.
Then, a movable upper molding die 14a and a fixed lower molding die 14b are arranged above and below the wire supply passage so that the upper molding die 14a has an upper surface as an inclined surface and is pressed against the wedge shape. The cam 14c is moved forward and backward by the drive motor 14d. When the cam 14c is moved forward while the wire is passed between the upper molding die 14a and the lower molding die 14b, the upper molding die 14a descends and presses the wire against the lower molding die 14b. The thin portion 4a is formed by plastically deforming to a flat cross section.
【0022】ここで、ワイヤ4に形成する薄肉部4aの
加工位置は、図1で示すように第1ボンディングの接合
部4-1と第2ボンディングの接合部4-2との間の延在す
るループ部4-3に対応した領域に設定しておき、ワイヤ
供給ユニットから繰り出してボンディングツール11に
供給したたワイヤ4が薄肉部成形ユニット14を通過す
る際に、前記の設定に合わせたタイミングで薄肉部成形
ユニット14を駆動操作して薄肉部4aを形成する。Here, the processing position of the thin portion 4a formed on the wire 4 extends between the joining portion 4-1 of the first bonding and the joining portion 4-2 of the second bonding as shown in FIG. When the wire 4 fed out from the wire supply unit and supplied to the bonding tool 11 passes through the thin portion molding unit 14, the timing is set in the area corresponding to the loop portion 4-3 Then, the thin portion forming unit 14 is driven to form the thin portion 4a.
【0023】一方、図8に示す薄肉部成形ユニットの実
施例では、図7の成形上型14aに相当するローラホル
ダ14a-1に成形上ローラ14eを取付け、この成形上
ローラ14eの下側にはワイヤの供給通路を挟んで成形
下ローラ14fが対向しており、このローラ14fを駆
動側のローラとして歯車機構を介してローラ駆動モータ
14gに連結した構成になる。かかる構成で、成形上ロ
ーラ14eと成形下ローラ14fとの間にワイヤを挟み
込んだ状態で、駆動モータ14dの操作で成形上ローラ
14eを下降してワイヤに押しつけると、図7で述べた
と同様にワイヤが偏平状に押し潰されて薄肉部4aが形
成される。また、この状態でローラ駆動モータ14gの
操作で成形下ローラー14fを回転すると、ワイヤ4が
前方に送られ、同時にワイヤに沿って薄肉部4aが連続
的に形成される。これにより、図2,もしくは図3,図
4で示すようにボンディングワイヤ4のループ部4-3の
略全長域に薄肉部4aを連続形成することができる。な
お、成形下ローラ14fによるワイヤ送り動作に対し
て、成形上ローラ14fの加圧操作を間欠的に行うこと
により、図1で示すようにワイヤ4のループ部4-3に沿
って任意の箇所に薄肉部4aを分散形成することが可能
である。On the other hand, in the embodiment of the thin portion molding unit shown in FIG. 8, the molding upper roller 14e is attached to the roller holder 14a-1 corresponding to the molding upper mold 14a in FIG. The lower molding roller 14f faces each other across the wire supply passage, and the roller 14f is connected to the roller driving motor 14g via the gear mechanism as a driving side roller. With such a configuration, when the wire is sandwiched between the upper molding roller 14e and the lower molding roller 14f, the upper molding roller 14e is lowered and pressed against the wire by the operation of the drive motor 14d, as described in FIG. The wire is flattened to form the thin portion 4a. When the lower molding roller 14f is rotated by operating the roller driving motor 14g in this state, the wire 4 is fed forward, and at the same time, the thin portion 4a is continuously formed along the wire. Thereby, as shown in FIG. 2, or FIG. 3 and FIG. 4, the thin portion 4a can be continuously formed in the substantially entire length region of the loop portion 4-3 of the bonding wire 4. In addition, by intermittently performing the pressurizing operation of the upper molding roller 14f with respect to the wire feeding operation of the lower molding roller 14f, as shown in FIG. It is possible to disperse and form the thin portion 4a.
【0024】次に、本発明の請求項8に対応したワイヤ
ボンディング方法に適用する超音波ワイヤボンダを図9
に、また該ボンダに搭載した薄肉部成形ユニットの実施
例を図10,図11で説明する。この実施例の薄肉部成
形ユニットは、図7,図8で述べた成形ユニットの成形
部に対して、ボンディングワイヤを加熱する予熱ユニッ
トおよび加熱ヒータを追加装備し、この成形ユニットを
通過するボンディングワイヤに熱を加えて軟化させ、こ
の状態で薄肉部を加圧成形するようにしている。Next, an ultrasonic wire bonder applied to the wire bonding method according to the eighth aspect of the present invention is shown in FIG.
Further, an embodiment of the thin portion molding unit mounted on the bonder will be described with reference to FIGS. The thin-walled molding unit of this embodiment is additionally equipped with a preheating unit and a heater for heating the bonding wire in addition to the molding unit of the molding unit described with reference to FIGS. 7 and 8, and the bonding wire passing through this molding unit. Heat is applied to soften and the thin portion is pressure-molded in this state.
【0025】すなわち、図9において、ワイヤ4の供給
経路上に配置した薄肉部成形ユニット14には後記のよ
うに加熱ヒータを組み込むとともに、該ユニット14の
手前に電熱ヒータを内蔵した予熱ユニット15を装備し
ている。また、図10に示す薄肉部成形ユニットの実施
例では、図7に示した成形ユニットの成形上型14a,
成形下型14bに、それぞれ伝熱板を兼ねた成形プレー
ト14h,電熱ヒータ14i,該ヒータを包囲する断熱
材14j、および温度センサー16を装備した構成にな
り、図示しない加熱用電源ユニットからヒーター14i
に通電して、成形プレート14hを加熱する。また、ヒ
ータ14hの温度を温度センサー16で測定し、加熱用
電源ユニットにフイードバックして、所定の発熱温度を
維持するように制御する。That is, in FIG. 9, a heater is incorporated into the thin-walled portion forming unit 14 arranged on the supply path of the wire 4 as described later, and a preheating unit 15 having an electric heater built therein is provided in front of the unit 14. Equipped. Further, in the embodiment of the thin-walled molding unit shown in FIG. 10, the upper molding die 14a of the molding unit shown in FIG.
The lower molding die 14b is equipped with a molding plate 14h that also serves as a heat transfer plate, an electric heater 14i, a heat insulating material 14j that surrounds the heater, and a temperature sensor 16.
To heat the molding plate 14h. Further, the temperature of the heater 14h is measured by the temperature sensor 16 and fed back to the heating power supply unit to control so as to maintain a predetermined heat generation temperature.
【0026】そして、先記の予熱ユニット15を経由し
て、予熱状態に加熱されたワイヤ4が薄肉部成形ユニッ
ト14に送り込まれると、図7の成形ユニットと同様
に、モータ駆動により成形上型14aが下降してワイヤ
4を成形プレート14hの間に挟みこみ、ヒータ14i
の加熱によりワイヤ4が軟化した状態で薄肉部4aをプ
レス成形する。なお、ワイヤ4がアルミワイヤである場
合には、ワイヤの加熱温度を250℃〜400℃程度に
することで、ワイヤー4の加工硬化,クラック発生を伴
うことなく薄肉部4aを容易にプレス成形できる。Then, when the wire 4 which has been heated to the preheated state is fed into the thin portion molding unit 14 via the preheating unit 15 described above, the upper molding die is driven by a motor as in the molding unit of FIG. 14a descends to pinch the wire 4 between the forming plates 14h and the heater 14i.
The thin portion 4a is press-molded with the wire 4 softened by the heating. When the wire 4 is an aluminum wire, the thin-walled portion 4a can be easily press-molded without causing work hardening and cracking of the wire 4 by setting the heating temperature of the wire to about 250 ° C to 400 ° C. .
【0027】また、図11に示す実施例の薄肉部成形ユ
ニットでは、図8の構成に電熱ヒータ14i,断熱材1
4j,温度センサ16,および電熱ヒータ14iと成形
上ローラ14eと成形下ローラ14fの間に介挿した伝
熱プレート14kを追加装備している。なお、14mは
成形上ローラ14eを成形下ローラ14fと同期して回
転駆動する伝動歯車である。Further, in the thin portion molding unit of the embodiment shown in FIG. 11, the electric heater 14i and the heat insulating material 1 are added to the construction of FIG.
4j, a temperature sensor 16, and a heat transfer plate 14k interposed between the electric heater 14i, the upper molding roller 14e, and the lower molding roller 14f. Reference numeral 14m is a transmission gear that rotationally drives the upper molding roller 14e in synchronization with the lower molding roller 14f.
【0028】かかる構成で、図示しない加熱用電源ユニ
ットからヒーター14iに通電すると、伝熱プレート1
4kを伝熱して成形上ローラー14eおよび成形下ロー
ラー14fが高温状態に加熱される。なお、この場合の
ヒータ14iの温度制御は、図10のユニットと同様に
行うものとする。そして、図9に示した予熱ユニット1
5を経由して、予備加熱された状態でワイヤー4が薄肉
部成形ユニット14に送り込まれると、モータ駆動によ
り成形上ローラー14eのローラホルダー14a-1が下
降して、成形上ローラー14eと成形下ローラー14f
の間にワイヤ4を挟み込む。また、この状態でローラ駆
動モータ14gの駆動により成形下ローラ14fを回転
すると、これに同期して成形上ローラー14eが回転
し、ここを通過するワイヤが軟化温度まで加熱され、ワ
イヤに沿って薄肉部4aが連続的に形成される。なお、
ワイヤー4のループ部に対応する所定部位に薄肉部を成
形すると、成形上ローラ14eを下方に押圧していた駆
動カム14cが後退するとともに、図示しない復帰ばね
により、成形上ローラのホルダー14a-1が上昇位置に
後退してワイヤー4の一連のプレス成形工程が完了す
る。With this structure, when the heater 14i is energized from a heating power source unit (not shown), the heat transfer plate 1
4k is transferred to heat the upper molding roller 14e and the lower molding roller 14f to a high temperature. The temperature control of the heater 14i in this case is performed in the same manner as the unit of FIG. Then, the preheating unit 1 shown in FIG.
When the wire 4 is fed into the thin-walled portion forming unit 14 in a preheated state via 5, the roller holder 14a-1 of the forming upper roller 14e is lowered by the motor drive, and the forming upper roller 14e and the forming lower roller 14e are lowered. Roller 14f
The wire 4 is sandwiched between them. When the molding lower roller 14f is rotated by driving the roller driving motor 14g in this state, the molding upper roller 14e rotates in synchronization with this, and the wire passing therethrough is heated to the softening temperature and thinned along the wire. The part 4a is continuously formed. In addition,
When a thin portion is formed at a predetermined portion corresponding to the loop portion of the wire 4, the drive cam 14c that has pressed the upper molding roller 14e downwardly moves backward, and a return spring (not shown) causes a holder 14a-1 for the upper molding roller. Moves to the raised position, and a series of press forming steps for the wire 4 is completed.
【0029】[0029]
【発明の効果】以上述べたように本発明によれば、半導
体チップ上の接続電極と他の部品の電極との間をボンデ
ィングワイヤで接続して組立てた半導体装置において、
ボンディングワイヤのループ部に断面形状が偏平な薄肉
部を形成したことにより、ループ部の撓み性が高まり、
したがってボンディングワイヤに線径の太いワイヤを用
いた場合でも、半導体装置に加わるパワーサイクル,ヒ
ートサイクルに伴いワイヤに発生する熱応力をループ自
身で効果的に吸収することができる。これにより、半導
体チップ上に接合したワイヤの剥離を防止して、過酷な
パワーサイクルに耐えられる信頼性の高い半導体装置を
提供することができる。As described above, according to the present invention, in a semiconductor device assembled by connecting a connecting electrode on a semiconductor chip and an electrode of another component with a bonding wire,
By forming a thin portion with a flat cross-sectional shape in the loop portion of the bonding wire, the flexibility of the loop portion is increased,
Therefore, even when a wire having a large diameter is used as the bonding wire, the loop itself can effectively absorb the thermal stress generated in the wire due to the power cycle and the heat cycle applied to the semiconductor device. As a result, it is possible to prevent peeling of the wire bonded on the semiconductor chip and provide a highly reliable semiconductor device capable of withstanding a severe power cycle.
【0030】また、本発明のワイヤボンディング方法に
よれば、ワイヤをボンディングツールに供給する経路途
上で、ワイヤのループ部に前記の薄肉部を断続ないし連
続的に形成することができ、さらにこの薄肉部の成形時
にワイヤを加熱することで、加工硬化,クラック発生を
伴うことなしにワイヤを軟化させた状態で薄肉部の塑性
変形加工を容易に行うことができる。Further, according to the wire bonding method of the present invention, the thin portion can be intermittently or continuously formed in the loop portion of the wire on the way of supplying the wire to the bonding tool. By heating the wire at the time of forming the portion, it is possible to easily perform the plastic deformation processing of the thin portion while the wire is softened without causing work hardening and cracking.
【図1】本発明に係わる半導体装置の一実施例の構成図
で、(a) はワイヤボンディングを施した組立状態の側面
図、(b),(c) はそれぞれ(a) における矢視b−b,c−
cのワイヤ断面図FIG. 1 is a configuration diagram of an embodiment of a semiconductor device according to the present invention, (a) is a side view of an assembled state after wire bonding, and (b) and (c) are views in the direction of arrow (a). -B, c-
Wire cross section of c
【図2】本発明に係わる半導体装置の別な実施例の構成
図で、(a) はワイヤボンディングを施した組立状態の側
面図、(b) は(a) における矢視b−bのワイヤ断面図2A and 2B are configuration diagrams of another embodiment of the semiconductor device according to the present invention, in which FIG. 2A is a side view of an assembled state in which wire bonding is performed, and FIG. 2B is a wire taken along line bb in FIG. Cross section
【図3】ワイヤをステッチボンディングした本発明に係
わる半導体装置の実施例の構成図FIG. 3 is a configuration diagram of an embodiment of a semiconductor device according to the present invention in which wires are stitch bonded.
【図4】ワイヤをステッチボンディングした本発明に係
わる半導体装置の別な実施例の構成図FIG. 4 is a configuration diagram of another embodiment of a semiconductor device according to the present invention in which wires are stitch-bonded.
【図5】ボンディングワイヤに発生する応力の解析結果
を表す説明図で、(a) は供試モデルのワイヤ形状図、
(b) 〜(d) は各供試モデルのワイヤ構造図、(e) は(b)
〜(d) の各供試モデルについてそのワイヤ各部に発生す
る応力を比較値で表示した解析結果の表図FIG. 5 is an explanatory diagram showing an analysis result of stress generated in a bonding wire, (a) is a wire shape diagram of a test model,
(b) to (d) are wire structure diagrams of each test model, (e) is (b)
~ (D) Table of analysis results showing the stress generated in each part of the wire as a comparative value for each test model
【図6】本発明のワイヤボンディング方法に適用する超
音波ワイヤボンダの第1実施例の要部構成図FIG. 6 is a configuration diagram of a main part of a first embodiment of an ultrasonic wire bonder applied to the wire bonding method of the present invention.
【図7】図6における薄肉部成形ユニットの一実施例の
構成断面図7 is a sectional view of the configuration of an embodiment of the thin portion molding unit in FIG.
【図8】図6における薄肉部成形ユニットの別な実施例
の構成断面図FIG. 8 is a sectional view showing the configuration of another embodiment of the thin-walled portion forming unit in FIG.
【図9】本発明のワイヤボンディング方法に適用する超
音波ワイヤボンダの第2実施例の要部構成図FIG. 9 is a configuration diagram of essential parts of a second embodiment of an ultrasonic wire bonder applied to the wire bonding method of the present invention.
【図10】図9における薄肉部成形ユニットの一実施例
の構成断面図FIG. 10 is a sectional view showing the configuration of an embodiment of the thin portion molding unit in FIG.
【図11】図9における薄肉部成形ユニットの別な実施
例の構成断面図FIG. 11 is a sectional view showing the configuration of another embodiment of the thin-walled portion molding unit in FIG.
【図12】ワイヤボンディングを施した従来の半導体装
置の組立構造図FIG. 12 is an assembly structure diagram of a conventional semiconductor device to which wire bonding is applied.
【図13】図12の半導体装置のワイヤボンディングに
適用する従来の超音波ワイヤボンダの要部構成図13 is a configuration diagram of a main part of a conventional ultrasonic wire bonder applied to wire bonding of the semiconductor device of FIG.
2 基板 3 外部電極 4 ボンディングワイヤ 4-1,4-2 ワイヤ接合部 4-3 ワイヤループ部 4a 薄肉部 7 超音波ホーン 8 ワイヤカッター 9 ワイヤクランプ 10 ワイヤホルダ 11 ボンディングツール 14 薄肉部成形ユニット 14a 成形上型 14b 成形下型 14e 成形上ローラ 14f 成形下ローラ 14i ヒータ 15 予熱ユニット 2 substrates 3 external electrodes 4 Bonding wire 4-1 and 4-2 wire joints 4-3 Wire loop part 4a Thin part 7 ultrasonic horn 8 wire cutter 9 wire clamp 10 wire holder 11 Bonding tool 14 Thin wall molding unit 14a Upper mold 14b Molding lower mold 14e Molding upper roller 14f Lower forming roller 14i heater 15 Preheating unit
Claims (8)
極との間をボンディングワイヤで接続して組立てた半導
体装置において、 前記ボンディングワイヤのループ部に、断面形状が偏平
な薄肉部を形成したことを特徴とする半導体装置。1. A semiconductor device assembled by connecting a connecting electrode on a semiconductor chip and an electrode of another component with a bonding wire, wherein a thin portion having a flat cross section is formed in a loop portion of the bonding wire. A semiconductor device characterized by the above.
ヤの薄肉部が、ワイヤループに沿って1ないし複数箇所
に形成されていることを特徴とする半導体装置。2. The semiconductor device according to claim 1, wherein the thin portion of the wire is formed at one or a plurality of locations along the wire loop.
ヤの薄肉部が、ワイヤループのほぼ全長域に亘り連続し
て形成されていることを特徴とする半導体装置。3. The semiconductor device according to claim 1, wherein the thin portion of the wire is formed continuously over substantially the entire length of the wire loop.
給したワイヤを第1ボンディング点と第2ボンディング
点で電極面に接合するようにした請求項1記載の半導体
装置に適用するワイヤボンディング方法において、 ボンディングツールに供給するワイヤに対し、その第1
ボンディングの接合部と第2ボンディングの接合部との
間のループ部に対応する部位に、断面形状が偏平な薄肉
部を形成してボンディングを行うことを特徴とするワイ
ヤボンディング方法。4. A wire bonding method applied to a semiconductor device according to claim 1, wherein a bonding tool is used and the wire supplied to the tool is bonded to the electrode surface at the first bonding point and the second bonding point. First of all for the wire supplied to the bonding tool
A wire bonding method, characterized in that a thin portion having a flat cross-sectional shape is formed at a portion corresponding to a loop portion between a bonding joint portion and a second bonding joint portion to perform bonding.
おいて、ボンディングツールへのワイヤの供給経路途上
で、断面円形な丸線ワイヤをプレス加工により断面偏平
状に塑性変形させて薄肉部を形成することを特徴とする
ワイヤボンディング方法。5. The wire bonding method according to claim 4, wherein a round wire having a circular cross section is plastically deformed into a flat cross section by press working to form a thin portion on the way of supplying the wire to the bonding tool. A wire bonding method characterized by:
おいて、ワイヤの薄肉部を、ワイヤループ上の1ないし
複数箇所に分けて局部的に形成することを特徴とするワ
イヤボンディング方法。6. The wire bonding method according to claim 4, wherein the thin-walled portion of the wire is locally formed at one or more locations on the wire loop.
おいて、ワイヤの薄肉部を、ワイヤループのほぼ全長域
に連続して形成することを特徴とするワイヤボンディン
グ方法。7. The wire bonding method according to claim 4, wherein the thin portion of the wire is formed continuously over substantially the entire length of the wire loop.
ワイヤボンディング方法において、ワイヤを加熱しなが
ら加圧して薄肉部を形成することを特徴とするワイヤボ
ンディング方法。8. The wire bonding method according to claim 4, wherein the wire is heated and pressed to form a thin portion.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2002107342A JP2003303845A (en) | 2002-04-10 | 2002-04-10 | Semiconductor device and wire bonding method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2002107342A JP2003303845A (en) | 2002-04-10 | 2002-04-10 | Semiconductor device and wire bonding method |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2003303845A true JP2003303845A (en) | 2003-10-24 |
Family
ID=29391376
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2002107342A Withdrawn JP2003303845A (en) | 2002-04-10 | 2002-04-10 | Semiconductor device and wire bonding method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2003303845A (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7098683B2 (en) | 2004-03-29 | 2006-08-29 | Fanuc Ltd | Motor driving system having power semiconductor module life detection function |
EP2120259A1 (en) * | 2008-05-16 | 2009-11-18 | Tektronix, Inc. | Ball-bump bonded ribbon-wire interconnect |
JP2009295886A (en) * | 2008-06-06 | 2009-12-17 | Toshiba Corp | Semiconductor device and manufacturing method thereof |
JP2011044661A (en) * | 2009-08-24 | 2011-03-03 | Honda Motor Co Ltd | Wire bonding structure in semiconductor device and design method thereof |
WO2011102547A1 (en) * | 2010-02-19 | 2011-08-25 | 新日本製鐵株式会社 | Power semiconductor element |
WO2013129253A1 (en) * | 2012-02-27 | 2013-09-06 | 日鉄住金マイクロメタル株式会社 | Power semiconductor device, method for manufacturing same, and bonding wire |
US10896892B2 (en) | 2014-04-17 | 2021-01-19 | Fuji Electric Co., Ltd. | Wire bonding apparatus |
US11581252B2 (en) | 2020-03-13 | 2023-02-14 | Fuji Electric Co., Ltd. | Semiconductor module and wire bonding method |
-
2002
- 2002-04-10 JP JP2002107342A patent/JP2003303845A/en not_active Withdrawn
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7098683B2 (en) | 2004-03-29 | 2006-08-29 | Fanuc Ltd | Motor driving system having power semiconductor module life detection function |
EP2120259A1 (en) * | 2008-05-16 | 2009-11-18 | Tektronix, Inc. | Ball-bump bonded ribbon-wire interconnect |
US7977804B2 (en) | 2008-05-16 | 2011-07-12 | Tektronix, Inc. | Ball-bump bonded ribbon-wire interconnect |
JP2009295886A (en) * | 2008-06-06 | 2009-12-17 | Toshiba Corp | Semiconductor device and manufacturing method thereof |
JP2011044661A (en) * | 2009-08-24 | 2011-03-03 | Honda Motor Co Ltd | Wire bonding structure in semiconductor device and design method thereof |
WO2011024819A1 (en) * | 2009-08-24 | 2011-03-03 | 本田技研工業株式会社 | Semiconductor device and method for designing wire bonding structure for semiconductor device |
WO2011102547A1 (en) * | 2010-02-19 | 2011-08-25 | 新日本製鐵株式会社 | Power semiconductor element |
JP2011171529A (en) * | 2010-02-19 | 2011-09-01 | Nippon Steel Corp | Power semiconductor element |
US8901569B2 (en) | 2010-02-19 | 2014-12-02 | Nippon Steel & Sumitomo Metal Corporation | Power semiconductor device |
WO2013129253A1 (en) * | 2012-02-27 | 2013-09-06 | 日鉄住金マイクロメタル株式会社 | Power semiconductor device, method for manufacturing same, and bonding wire |
JP5728126B2 (en) * | 2012-02-27 | 2015-06-03 | 日鉄住金マイクロメタル株式会社 | Power semiconductor device, manufacturing method thereof, and bonding wire |
US9059003B2 (en) | 2012-02-27 | 2015-06-16 | Nippon Micrometal Corporation | Power semiconductor device, method of manufacturing the device and bonding wire |
US10896892B2 (en) | 2014-04-17 | 2021-01-19 | Fuji Electric Co., Ltd. | Wire bonding apparatus |
US11581252B2 (en) | 2020-03-13 | 2023-02-14 | Fuji Electric Co., Ltd. | Semiconductor module and wire bonding method |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5899907B2 (en) | Wedge tool for wire bonding, bonding apparatus, wire bonding method, and method for manufacturing semiconductor device | |
JPH11330134A (en) | Wire bonding method and apparatus, and semiconductor device | |
CN108231613B (en) | Generic process for interconnecting and shaping an electronic chip with a connector body | |
CN107615464A (en) | The manufacture method and power semiconductor device of power semiconductor device | |
JP2003303845A (en) | Semiconductor device and wire bonding method | |
JP2010098036A (en) | Resin case and method of manufacturing the same | |
CN109935564A (en) | Thin Profile Power Semiconductor Device Package with Face-to-Face Mounted Die and No Internal Bond Wires | |
WO2005024933A1 (en) | Semiconductor device manufacturing method | |
JP3882734B2 (en) | Wire bonding method for power semiconductor device | |
JPWO2011039795A1 (en) | Semiconductor device and manufacturing method thereof | |
JP2008085149A (en) | Semiconductor device, wiring joining method thereof, friction stir welding device | |
JP5535077B2 (en) | Semiconductor device and manufacturing method thereof | |
JP7161252B2 (en) | Semiconductor device, method for manufacturing semiconductor device, and wire bonding apparatus | |
JP2001185671A (en) | Method of manufacturing for semiconductor device and method of manufacturing for lead frame used for the same | |
JP3243197B2 (en) | Equipment for manufacturing lead frames for semiconductor devices | |
JP2822989B2 (en) | Lead frame, method of manufacturing the same, and resin-sealed semiconductor device | |
JP3813680B2 (en) | Manufacturing method of semiconductor device | |
CN120048751A (en) | Semiconductor manufacturing apparatus and semiconductor manufacturing method | |
JPS58182843A (en) | Wire bonding method | |
JPH0695519B2 (en) | Bump forming method | |
JP2024106812A (en) | Semiconductor device and manufacturing method thereof | |
JP2000106373A (en) | Semiconductor device manufacturing method and die bonding apparatus | |
JP2003007758A (en) | Method of attaching bonding wire for semiconductor device | |
JPS6138186Y2 (en) | ||
JPH05145004A (en) | Manufacture of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20040812 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20050527 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20050531 |
|
A761 | Written withdrawal of application |
Free format text: JAPANESE INTERMEDIATE CODE: A761 Effective date: 20050801 |