[go: up one dir, main page]

JP2003229391A - Dressing method for polishing cloth for semiconductor substrate - Google Patents

Dressing method for polishing cloth for semiconductor substrate

Info

Publication number
JP2003229391A
JP2003229391A JP2002026700A JP2002026700A JP2003229391A JP 2003229391 A JP2003229391 A JP 2003229391A JP 2002026700 A JP2002026700 A JP 2002026700A JP 2002026700 A JP2002026700 A JP 2002026700A JP 2003229391 A JP2003229391 A JP 2003229391A
Authority
JP
Japan
Prior art keywords
polishing cloth
polishing
dressing
dressing method
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2002026700A
Other languages
Japanese (ja)
Inventor
Takeshi Ikeda
健 池田
Takehiko Tani
毅彦 谷
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Cable Ltd
Original Assignee
Hitachi Cable Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Cable Ltd filed Critical Hitachi Cable Ltd
Priority to JP2002026700A priority Critical patent/JP2003229391A/en
Publication of JP2003229391A publication Critical patent/JP2003229391A/en
Withdrawn legal-status Critical Current

Links

Landscapes

  • Finish Polishing, Edge Sharpening, And Grinding By Specific Grinding Devices (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
  • Grinding-Machine Dressing And Accessory Apparatuses (AREA)

Abstract

(57)【要約】 【課題】半導体基板用研磨布表面の多孔質層の開孔率を
短時間で高くすることのできるドレッシング方法を提供
すること。 【解決手段】半導体結晶基板の研磨で用いる研磨布のド
レッシングを、40℃以上の超純水を用いて行う。
(57) Abstract: A dressing method capable of increasing the porosity of a porous layer on the surface of a polishing pad for a semiconductor substrate in a short time. A dressing of a polishing cloth used for polishing a semiconductor crystal substrate is performed using ultrapure water at 40 ° C or higher.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【発明の属する技術分野】本発明は、半導体結晶ウェハ
の研磨で用いる研磨布のドレッシング方法に関するもの
である。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a dressing method for a polishing cloth used for polishing a semiconductor crystal wafer.

【0002】[0002]

【従来の技術】化合物半導体は、ショットキーゲート電
界効果トランジスタ(MESFET)、高移動度トラン
ジスタ(HEMT)、へテロ接合バイポーラトランジス
タ(HBT)、種々な受発光デバイス等の素子の作製に
用いられている。これらの素子の能動層は、鏡面ウェハ
の表面に、分子線エピタキシャル成長(MBE)法や、
有機金属気相エピタキシャル成長(MOVPE)法など
により作成される。
2. Description of the Related Art Compound semiconductors are used in the fabrication of devices such as Schottky gate field effect transistors (MESFET), high mobility transistors (HEMT), heterojunction bipolar transistors (HBT), and various light emitting and receiving devices. There is. The active layers of these devices are the molecular beam epitaxial growth (MBE) method and the
It is created by a metal organic vapor phase epitaxial growth (MOVPE) method or the like.

【0003】鏡面ウェハは次の手順で作成される。The mirror-finished wafer is prepared by the following procedure.

【0004】まず、結晶インゴットをスライスし、ウェ
ハを切り出す。このスライスウェハを#800〜#30
00のアルミナ砥粒で粗研磨し平坦性を高めた後、高精
度に仕上げられた表面平坦度を持つ貼付プレートに、ワ
ックス等を用いてウェハを貼付ける。
First, a crystal ingot is sliced and a wafer is cut out. This sliced wafer # 800- # 30
After rough polishing with alumina abrasive grains of No. 00 to improve the flatness, the wafer is attached to an attachment plate having a highly-finished surface flatness using wax or the like.

【0005】次に、研磨液として次亜塩素酸系水溶液、
研磨布として表面に多孔質層を有するものを用い、メカ
ノケミカル研磨によりウェハ表面を鏡面に仕上げる。
Next, as a polishing liquid, a hypochlorous acid-based aqueous solution,
A polishing cloth having a porous layer on its surface is used, and the wafer surface is mirror-finished by mechanochemical polishing.

【0006】研磨後、ウェハ及び貼付プレートについた
研磨液をすばやく水洗する。最後にウェハをスピン乾燥
法またはN2ブローにより乾燥する。
After the polishing, the polishing liquid on the wafer and the attachment plate is quickly washed with water. Finally, the wafer is dried by spin drying or N 2 blow.

【0007】また、研磨布貼り替え直後、及び、研磨と
研磨の間には、研磨布のドレッシングを行う。このドレ
ッシングの方法としては、研磨布に20℃前後の超純水
を流しながら、ブラッシングにより、研磨布の表面や内
部の目詰まり、異物の除去を行っている。
Immediately after replacement of the polishing cloth and between polishing, dressing of the polishing cloth is performed. As a method of this dressing, clogging of the surface and the inside of the polishing cloth and foreign matters are removed by brushing while flowing ultrapure water at about 20 ° C. into the polishing cloth.

【0008】[0008]

【発明が解決しようとする課題】しかしながら、従来技
術での問題点は、研磨布貼り替え後のドレッシングを2
0℃前後の超純水で行っているため、研磨布表面の多孔
質層の開孔率が低く、研磨液の保持カが悪い。そのた
め、研磨布の使い初めは研磨特性が悪く、ウェハ鏡面に
ヘイズ、いわゆるくもり不良の発生する割合が高くなる
という点である。
However, the problem with the prior art is that the dressing after replacement of the polishing cloth is
Since it is performed with ultrapure water at about 0 ° C., the porosity of the porous layer on the surface of the polishing cloth is low and the retention of the polishing liquid is poor. Therefore, the polishing characteristics are poor at the beginning of using the polishing cloth, and the rate of occurrence of haze, that is, so-called clouding defect, on the mirror surface of the wafer increases.

【0009】そこで、従来では、研磨布表面の多孔質層
の開孔率を高くするため、1時間以上ウェハを貼り付け
たプレートを用い、研磨布のならし運転をしなければな
らない。そのため、従来技術のドレッシング方法では、
ならし運転にともなう研磨液コスト及び作業工数がかか
るため、非常に効率が悪かった。
Therefore, conventionally, in order to increase the porosity of the porous layer on the surface of the polishing cloth, it is necessary to use the plate to which the wafer is attached for one hour or more to perform the polishing cloth leveling operation. Therefore, in the conventional dressing method,
The polishing liquid cost and the number of man-hours required for the break-in operation are very low, resulting in very poor efficiency.

【0010】そこで、本発明の目的は、上記課題を解決
し、半導体基板用研磨布表面の多孔質層の開孔率を短時
間で高くすることのできるドレッシング方法を提供する
ことにある。
Therefore, an object of the present invention is to solve the above problems and to provide a dressing method capable of increasing the porosity of the porous layer on the surface of the polishing cloth for semiconductor substrates in a short time.

【0011】[0011]

【課題を解決するための手段】上記目的を達成するた
め、本発明は、次のように構成したものである。
In order to achieve the above object, the present invention is configured as follows.

【0012】請求項1の発明に係る半導体基板用研磨布
のドレッシング方法は、半導体結晶基板の研磨で用いる
研磨布のドレッシング方法において、40℃以上の超純
水を用いてドレッシングすることを特徴とする。
A dressing method for a polishing cloth for a semiconductor substrate according to a first aspect of the present invention is characterized in that in the dressing method for a polishing cloth used for polishing a semiconductor crystal substrate, dressing is performed using ultrapure water at 40 ° C. or higher. To do.

【0013】請求項2の発明に係る半導体基板用研磨布
のドレッシング方法は、半導体結晶ウェハをメカノケミ
カル研磨する研磨布の目詰りや異物除去を行うドレッシ
ング方法において、40℃以上の超純水を流しながら、
ブラシを用いてドレッシングすることを特徴とする。
A dressing method for a polishing cloth for a semiconductor substrate according to a second aspect of the present invention is a dressing method for removing clogging of a polishing cloth for mechanochemically polishing a semiconductor crystal wafer and removing foreign matter. While flowing
It is characterized by dressing with a brush.

【0014】請求項3の発明は、請求項1又は2記載の
半導体基板用研磨布のドレッシング方法において、上記
ドレッシングする研磨布が、IV族半導体、III−V族化
合物半導体又はII−VI族化合物半導体用の研磨布である
ことを特徴とする。
According to a third aspect of the invention, in the dressing method for a polishing cloth for semiconductor substrates according to the first or second aspect, the polishing cloth to be dressed is a group IV semiconductor, a group III-V compound semiconductor or a group II-VI compound. It is a polishing cloth for semiconductors.

【0015】請求項4の発明は、請求項3記載の半導体
基板用研磨布のドレッシング方法において、上記ドレッ
シングする研磨布が、GaAs、半絶縁性GaAs又は
InP用の研磨布であることを特徴とする。
According to a fourth aspect of the present invention, in the dressing method for a semiconductor substrate polishing cloth according to the third aspect, the polishing cloth to be dressed is a polishing cloth for GaAs, semi-insulating GaAs or InP. To do.

【0016】<発明の要点>研磨布表面の多孔質層の開
孔率を短時間で高くするには、20℃前後の超純水では
なく、40℃以上の超純水を用いドレッシングをするこ
とが非常に有効である。例えば、40℃の超純水を研磨
布に供給しながらブラッシングを3分程度行うことで、
研磨布の使い初めのヘイズ値を低減することができ、且
つ研磨布の寿命を延ばすことができる。
<Points of the Invention> In order to increase the porosity of the porous layer on the surface of the polishing cloth in a short time, dressing is performed using ultrapure water at 40 ° C. or higher instead of ultrapure water at around 20 ° C. Is very effective. For example, by brushing for about 3 minutes while supplying ultrapure water at 40 ° C. to the polishing cloth,
The haze value of the polishing cloth at the beginning of use can be reduced, and the life of the polishing cloth can be extended.

【0017】[0017]

【発明の実施の形態】以下、本発明を実施例に基づいて
説明する。
BEST MODE FOR CARRYING OUT THE INVENTION The present invention will be described below based on Examples.

【0018】<実施例1>研磨布貼り替え直後のドレッ
シングを20℃(従来例)、40℃(本実施例)の超純
水を研磨布に供給しながらブラシを用い3分間行った。
研磨布は、フジミ社製研磨布(商品名:Sufine000)を
用いた。その後、直径150mmのウェハを5枚貼り付け
たセラミックプレートで、一定時間研磨を行った。その
後の研磨と研磨の間に行うドレッシングも、それぞれ2
0℃、40℃の超純水を研磨布に供給しながらブラシを
用い、15秒間行った。研磨回数に対するヘイズ(HA
ZE)値(ヘイズレベル:ヘイズ欠陥(面荒れ)数)の
関係を図1に示す。
<Example 1> Dressing immediately after replacement of the polishing cloth was carried out for 3 minutes using a brush while supplying ultrapure water at 20 ° C (conventional example) and 40 ° C (this embodiment) to the polishing cloth.
The polishing cloth used was a Fujimi polishing cloth (trade name: Sufine000). Then, polishing was performed for a certain period of time using a ceramic plate to which five wafers having a diameter of 150 mm were attached. Subsequent polishing and dressing performed between polishing are 2
While supplying ultrapure water of 0 ° C. and 40 ° C. to the polishing cloth, it was performed for 15 seconds using a brush. Haze against the number of polishing (HA
The relationship between ZE) values (haze level: number of haze defects (surface roughness)) is shown in FIG.

【0019】この結果より、本実施例の40℃の超純水
を用いてドレッシングを行った研磨布の方が、従来例よ
りも、研磨布の使い初めのHAZE値が低く、研磨布の
初期特性において大幅な改善が得られた。また、研磨回
数に対しても、従来例の20℃の超純水によるドレッシ
ングでは約150回でポリッシュマークと呼ぶスジ状欠
陥が出始めたが、本実施例による40℃の超純水による
ドレッシングでは、研磨回数が300回以上でもポリッ
シュマークが見られず、研磨布の寿命も2倍以上にアッ
プした。
From these results, the polishing cloth dressed using the ultrapure water at 40 ° C. of this example has a lower HAZE value at the beginning of use of the polishing cloth than the conventional example, and the initial polishing cloth A significant improvement in properties was obtained. Also, with respect to the number of polishing times, streak defects called polish marks began to appear after about 150 times in the conventional dressing with ultra pure water at 20 ° C. However, dressing with ultra pure water at 40 ° C. according to the present example. No polishing mark was observed even after the number of polishing was 300 times or more, and the life of the polishing cloth was doubled or more.

【0020】<実施例2>80℃の超純水を用い、実施
例1と同様の実験を行った。その結果、40℃のドレッ
シングと同等の結果が得られた。すなわち、従来例より
も、研磨布の使い初めのHAZE値が低く、また研磨布
の寿命も2倍以上にアップした。
<Example 2> The same experiment as in Example 1 was conducted using ultrapure water at 80 ° C. As a result, the same result as the dressing at 40 ° C. was obtained. That is, the HAZE value at the beginning of use of the polishing cloth was lower than that of the conventional example, and the life of the polishing cloth was more than doubled.

【0021】[0021]

【発明の効果】以上説明したように本発明は、20℃前
後の超純水ではなく、40℃以上の超純水を用いドレッ
シングをするものであるため、次のような優れた効果が
得られる。
As described above, according to the present invention, dressing is performed using ultrapure water at 40 ° C. or higher instead of ultrapure water at about 20 ° C., and therefore the following excellent effects are obtained. To be

【0022】(1) 本発明によれば、研磨布表面の多孔質
層の開孔率を短時間で高くすることができる。よって、
研磨布貼り替え直後のドレッシング時間、及び研磨布の
初期特性が大幅に改善する。
(1) According to the present invention, the porosity of the porous layer on the surface of the polishing cloth can be increased in a short time. Therefore,
The dressing time immediately after the polishing cloth is replaced and the initial characteristics of the polishing cloth are significantly improved.

【0023】(2) また本発明によれば、研磨布の寿命が
大幅にアップする。
(2) Further, according to the present invention, the life of the polishing cloth is significantly extended.

【0024】(3) そして、本発明のドレッシング方法を
用いた研磨布で研磨したウェハの品質が向上する。従っ
て、本発明のドレッシング方法を用いた研磨布で研磨し
たウェハを用いることにより、良好なエピタキシャル結
晶が得られ、素子歩留を上げることができる。
(3) Then, the quality of the wafer polished by the polishing cloth using the dressing method of the present invention is improved. Therefore, by using a wafer polished with a polishing cloth using the dressing method of the present invention, good epitaxial crystals can be obtained and the device yield can be increased.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の方法による超純水供給温度によってド
レッシングを行った時の研磨回数とHAZEの関係を、
従来例と比較して示した図である。
FIG. 1 shows the relationship between the number of polishing times and HAZE when dressing is performed at the ultrapure water supply temperature according to the method of the present invention.
It is the figure shown in comparison with the prior art example.

Claims (4)

【特許請求の範囲】[Claims] 【請求項1】半導体結晶基板の研磨で用いる研磨布のド
レッシング方法において、 40℃以上の超純水を用いてドレッシングすることを特
徴とする半導体基板用研磨布のドレッシング方法。
1. A dressing method for a polishing cloth used for polishing a semiconductor crystal substrate, which comprises dressing with ultrapure water at 40 ° C. or higher.
【請求項2】半導体結晶ウェハをメカノケミカル研磨す
る研磨布の目詰りや異物除去を行うドレッシング方法に
おいて、 40℃以上の超純水を流しながら、ブラシを用いてドレ
ッシングすることを特徴とする半導体基板用研磨布のド
レッシング方法。
2. A dressing method for removing clogging of a polishing cloth and removing foreign matter for mechanochemically polishing a semiconductor crystal wafer, wherein dressing is performed using a brush while flowing ultrapure water at 40 ° C. or higher. Dressing method for polishing cloth for substrate.
【請求項3】上記ドレッシングする研磨布が、IV族半導
体、III−V族化合物半導体又はII−VI族化合物半導体
用の研磨布であることを特徴とする請求項1又は2記載
の半導体基板用研磨布のドレッシング方法。
3. The semiconductor substrate according to claim 1, wherein the polishing cloth to be dressed is a polishing cloth for a group IV semiconductor, a group III-V compound semiconductor or a group II-VI compound semiconductor. Dressing method for polishing cloth.
【請求項4】上記ドレッシングする研磨布が、GaA
s、半絶縁性GaAs又はInP用の研磨布であること
を特徴とする請求項3記載の半導体基板用研磨布のドレ
ッシング方法。
4. The polishing cloth for dressing is GaA.
4. A dressing method for a polishing cloth for a semiconductor substrate according to claim 3, which is a polishing cloth for s, semi-insulating GaAs or InP.
JP2002026700A 2002-02-04 2002-02-04 Dressing method for polishing cloth for semiconductor substrate Withdrawn JP2003229391A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2002026700A JP2003229391A (en) 2002-02-04 2002-02-04 Dressing method for polishing cloth for semiconductor substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2002026700A JP2003229391A (en) 2002-02-04 2002-02-04 Dressing method for polishing cloth for semiconductor substrate

Publications (1)

Publication Number Publication Date
JP2003229391A true JP2003229391A (en) 2003-08-15

Family

ID=27748457

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002026700A Withdrawn JP2003229391A (en) 2002-02-04 2002-02-04 Dressing method for polishing cloth for semiconductor substrate

Country Status (1)

Country Link
JP (1) JP2003229391A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2014183221A (en) * 2013-03-19 2014-09-29 Toshiba Corp Method of manufacturing semiconductor device
JP2021003791A (en) * 2019-06-27 2021-01-14 信越半導体株式会社 Erecting method of suede polishing pad and finish polishing method of wafer
KR20230041249A (en) * 2021-09-17 2023-03-24 에스케이엔펄스 주식회사 Refresh method of polishing pad, manufacturing method of semiconductor device using the same and device for manufacturing semiconductor device

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2014183221A (en) * 2013-03-19 2014-09-29 Toshiba Corp Method of manufacturing semiconductor device
JP2021003791A (en) * 2019-06-27 2021-01-14 信越半導体株式会社 Erecting method of suede polishing pad and finish polishing method of wafer
JP7070515B2 (en) 2019-06-27 2022-05-18 信越半導体株式会社 How to start up the suede polishing pad and how to finish polishing the wafer
KR20230041249A (en) * 2021-09-17 2023-03-24 에스케이엔펄스 주식회사 Refresh method of polishing pad, manufacturing method of semiconductor device using the same and device for manufacturing semiconductor device
KR102721631B1 (en) 2021-09-17 2024-10-23 에스케이엔펄스 주식회사 Refresh method of polishing pad, manufacturing method of semiconductor device using the same and device for manufacturing semiconductor device

Similar Documents

Publication Publication Date Title
JP6626583B2 (en) Semiconductor wafer and method for polishing semiconductor wafer
TWI739445B (en) Indium phosphide substrate and manufacturing method of indium phosphide substrate
CN101783284A (en) Silicon carbide substrate, epitaxial wafer and manufacturing method of silicon carbide substrate
TWI502635B (en) Method for manufacturing iii-v compound semiconductor substrate, method for manufacturing epitaxial wafer, iii-v compound semiconductor substrate, and epitaxial wafer
CN1871699B (en) Method for manufacturing compound semiconductor substrate
US3869324A (en) Method of polishing cadmium telluride
JP2003229391A (en) Dressing method for polishing cloth for semiconductor substrate
JP6818964B1 (en) Composite substrate, manufacturing method of composite substrate, semiconductor device and manufacturing method of semiconductor device
JP2004281671A (en) Method of polishing group iii nitride crystal, and group iii nitride crystal and semiconductor device
JP3975700B2 (en) Method for producing compound semiconductor
JP2006173425A (en) Semiconductor crystal wafer
JP2002025954A (en) Polishing method for semiconductor crystal wafer
JP2003086553A (en) Semiconductor crystal wafer
JP2013211315A (en) Method for manufacturing nitride semiconductor substrate and nitride semiconductor substrate
JP2001144056A (en) Semiconductor crystal wafer polishing method and wafer obtained by the method
TWI874254B (en) Indium phosphide substrate and semiconductor epitaxial wafer
TWI875626B (en) Indium phosphide substrate and semiconductor epitaxial wafer
EP4582602A1 (en) Indium phosphide substrate and semiconductor epitaxial wafer
JP2004221362A (en) Semiconductor wafer grinding method
JP5887908B2 (en) Method for producing periodic table group 13 metal nitride semiconductor substrate
JP2004087666A (en) Semiconductor wafer cleaning method
JP2002299301A (en) Cleaning method immediately after final polishing of semiconductor crystal wafer and semiconductor crystal wafer
JP2000208453A (en) Polishing method for semiconductor crystal wafer
JP2002018713A (en) Dressing method for polishing cloth
TW202519715A (en) Indium phosphide substrate and semiconductor epitaxial wafer

Legal Events

Date Code Title Description
A300 Withdrawal of application because of no request for examination

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 20050405