JP2002215468A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2002215468A5 JP2002215468A5 JP2001337595A JP2001337595A JP2002215468A5 JP 2002215468 A5 JP2002215468 A5 JP 2002215468A5 JP 2001337595 A JP2001337595 A JP 2001337595A JP 2001337595 A JP2001337595 A JP 2001337595A JP 2002215468 A5 JP2002215468 A5 JP 2002215468A5
- Authority
- JP
- Japan
- Prior art keywords
- spare
- page
- data block
- spare table
- index
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 239000007787 solid Substances 0.000 claims 6
- 238000000034 method Methods 0.000 claims 5
Claims (10)
前記物理電子メモリにアクセスするアクセスデバイスに対し、論理データブロックアドレスを介して該アクセスデバイスによって指定された目的のデータブロックに対するメモリ操作を提供する、電子メモリインターフェースと、
前記物理電子メモリにおけるデータブロックの位置を記述する物理アドレスに、論理データブロックアドレスをマップする論理構成要素と、を備える、
ソリッドステート記憶デバイス。Physical electronic memory including a spare table area including a spare table, a spare page area including a spare page, and a data page area including a data page;
An electronic memory interface that provides an access device accessing the physical electronic memory with a memory operation for a target data block specified by the access device via a logical data block address;
A logical component that maps a logical data block address to a physical address that describes the location of a data block in the physical electronic memory;
Solid state storage device.
前記データページ領域内におけるデータページ、前記予備テーブル領域内における予備テーブル、および前記予備ページ領域内における予備ページを指し示すページ索引と、
前記ページ索引によって指し示されたデータページ内のデータブロック、および、前記ページ索引によって指し示された予備テーブル内の予備テーブルエレメントを指し示すデータブロック索引と、を有する、
請求項1に記載のソリッドステート記憶デバイス。The logical data block address is
A page index pointing to a data page in the data page area, a spare table in the spare table area, and a spare page in the spare page area;
A data block in the data page pointed to by the page index and a data block index pointing to a spare table element in the spare table pointed to by the page index;
The solid state storage device of claim 1.
前記論理データブロックアドレスから、前記ページ索引および前記データブロック索引を抽出し、
前記ページ索引を用いて、対応する前記予備テーブルの位置を特定し、
前記データブロック索引を用いて、前記対応する予備テーブル内の対応する前記予備テーブルエレメントの位置を特定し、
前記対応する予備テーブルエレメント内における状態標示(306)が、前記論理データブロックアドレスが再マップされたことを示すとき、該対応する予備テーブルエレメント内のページオフセットと、前記論理データブロックアドレスから抽出された前記ページ索引とを用いて、前記予備ページ内における、前記論理データブロックアドレスに対応するデータブロックの物理アドレス(308)を求め、
前記対応する予備テーブルエレメント内の前記状態標示が、前記論理データブロックアドレスが再マップされていないことを示すとき、前記ページ索引および前記データブロック索引を用いて、前記データページ内における、前記論理データブロックアドレスに対応するデータブロックの物理アドレス(310)を求める、
請求項2に記載のソリッドステート記憶デバイス。In order to map the logical data block address to the physical address, the logical component comprises:
Extracting the page index and the data block index from the logical data block address;
Using the page index to locate the corresponding spare table,
Using the data block index to identify the position of the corresponding spare table element in the corresponding spare table;
When the status indicator (306) in the corresponding spare table element indicates that the logical data block address has been remapped, it is extracted from the page offset in the corresponding spare table element and the logical data block address. The physical address (308) of the data block corresponding to the logical data block address in the spare page is obtained using the page index.
The logical data in the data page using the page index and the data block index when the status indicator in the corresponding spare table element indicates that the logical data block address has not been remapped. Obtaining the physical address (310) of the data block corresponding to the block address;
The solid state storage device of claim 2.
前記物理電子メモリは、
第1の予備テーブル領域と、
第1の予備ページ領域と、
データページ領域と、
第2の予備ページ領域と、
第2の予備テーブル領域と、を有しており、
前記第1の予備テーブル領域は、前記物理電子メモリにおいて低位にアドレス指定された第1の部分を占め、前記第1の予備ページ領域は、前記物理電子メモリにおいて、次に低位にアドレス指定された第2の部分を占め、前記データページ領域は、前記物理電子メモリにおいて中間の第3の部分を占め、前記第2の予備ページ領域は、前記物理電子メモリにおいて上位にアドレス指定された第4の部分を占め、前記第2の予備テーブル領域は、前記物理電子メモリにおいて最上位にアドレス指定された第5の部分を占めており、
前記第1の予備テーブル領域の冗長コピーが、前記第2の予備テーブル領域に格納される、
請求項2に記載のソリッドステート記憶デバイス。A spare table cache and a cached spare table identifier register;
The physical electronic memory is
A first spare table area;
A first spare page area;
The data page area,
A second spare page area;
A second spare table area,
The first spare table area occupies a first portion addressed low in the physical electronic memory, and the first spare page area is next addressed low in the physical electronic memory Occupying a second part, the data page area occupies a third part in the middle of the physical electronic memory, and the second spare page area is a fourth addressed higher in the physical electronic memory. Occupying part, the second spare table area occupies a fifth part addressed at the top in the physical electronic memory;
A redundant copy of the first spare table area is stored in the second spare table area;
The solid state storage device of claim 2.
前記論理データブロックアドレスから前記ページ索引および前記データブロック索引を抽出し、
前記ページ索引を用いて、対応する前記予備テーブルの位置を特定し、
前記論理データブロックアドレスから抽出された前記ページ索引と、前記予備テーブル識別子レジスタの内容とを比較することにより、前記予備テーブルキャッシュが、前記位置を特定された予備テーブルの内容を含むかどうか判断し、
前記予備テーブルキャッシュが、前記位置を特定された予備テーブルの内容を含まないとき、該位置を特定された予備テーブルを、該予備テーブルキャッシュにコピーし、
前記データブロック索引を用いて、前記予備テーブルキャッシュ内の前記予備テーブルにおいて、対応する前記予備テーブルエレメントの位置を特定し、
前記対応する予備テーブルエレメント内の状態標示が、前記論理データブロックアドレスが再マップされたことを示すとき、前記対応する予備テーブルエレメント内のページオフセットおよび前記論理データブロックアドレスから抽出された前記ページ索引を用いて、前記予備ページ内における、前記論理データブロックアドレスに対応するデータブロックの物理アドレスを求め、
前記対応する予備テーブルエレメント内の前記状態標示が、前記論理データブロックアドレスが再マップされていないことを示すとき、前記ページ索引および前記データブロック索引を用いて、前記データページ内における、前記論理データブロックアドレスに対応するデータブロックの物理アドレス(310)を求める、
請求項4に記載のソリッドステート記憶デバイス。In order to map a logical data block address to the physical address, the logical component comprises:
Extracting the page index and the data block index from the logical data block address;
Using the page index to locate the corresponding spare table,
By comparing the page index extracted from the logical data block address with the contents of the spare table identifier register, it is determined whether the spare table cache includes the contents of the spare table whose location is specified. ,
When the spare table cache does not include the contents of the spare table whose location is specified, the spare table whose location is specified is copied to the spare table cache;
Using the data block index to identify the position of the corresponding spare table element in the spare table in the spare table cache;
The page index extracted from the page offset in the corresponding spare table element and the logical data block address when the status indication in the corresponding spare table element indicates that the logical data block address has been remapped. To obtain the physical address of the data block corresponding to the logical data block address in the spare page,
The logical data in the data page using the page index and the data block index when the status indicator in the corresponding spare table element indicates that the logical data block address has not been remapped. Obtaining the physical address (310) of the data block corresponding to the block address;
The solid state storage device of claim 4.
前記予備テーブル領域は、前記データページ領域内のデータページの数に等しい数の予備テーブルを有しており、
前記予備ページ領域は、前記データページ領域内のデータページ数に等しい数の予備ページを有しており、
前記予備ページは、固定数のデータブロック(308)を有しており、該固定数のデータブロックのうちの第1のデータブロックには、該予備ページ内に記憶されたデータブロックの状態情報を格納する予備ブロックマップエレメントを有する予備ブロックマップが含まれる、
請求項1に記載のソリッドステート記憶デバイス。The spare table has a number of elements equal to the number of data blocks in the data page;
The spare table area has a number of spare tables equal to the number of data pages in the data page area;
The spare page area has a number of spare pages equal to the number of data pages in the data page area;
The spare page has a fixed number of data blocks (308), and the first data block of the fixed number of data blocks includes the status information of the data block stored in the spare page. A spare block map having a spare block map element to store is included;
The solid state storage device of claim 1.
予備テーブルを含む予備テーブル領域、予備ページを含む予備ページ領域、およびデータページを含むデータページ領域を有する物理電子メモリを提供するステップと、
前記論理データブロックアドレスからページ索引およびデータブロック索引を抽出するステップと、
前記抽出されたページ索引およびデータブロック索引を用いて、前記物理電子メモリ内において、前記論理データブロックアドレスに対応する物理データブロックのアドレス(310)を特定するステップと、
を含む方法。A method of converting a logical data block address into a physical electronic memory address,
Providing a physical electronic memory having a spare table area including a spare table, a spare page area including a spare page, and a data page area including a data page;
Extracting a page index and a data block index from the logical data block address;
Identifying an address (310) of a physical data block corresponding to the logical data block address in the physical electronic memory using the extracted page index and data block index;
Including methods.
前記抽出されたデータブロック索引を、前記予備テーブル内における予備テーブルエレメントの位置を特定するためのオフセットとして用いるステップと、
前記予備テーブルエレメント内における状態標示が、前記論理データブロックアドレスが再マップされたことを示すとき、前記論理データブロックアドレスから抽出された前記ページ索引を用いて、前記予備ページ領域内における予備ページの物理アドレスを求めるステップと、
前記予備テーブルエレメント内におけるページオフセットを用いて、前記予備ページ内におけるデータブロックの物理アドレスを求めるステップと、
前記予備テーブルエレメント内における前記状態標示が、前記論理データブロックアドレスが再マップされなかったことを示すとき、前記論理データブロックアドレスからの前記ページ索引を用いて、前記データページ領域内におけるデータページの物理アドレスを求めるステップと、
前記データブロック索引をオフセットとして用いて、前記データページ内におけるデータブロックの物理アドレス(310)を求めるステップと、
を含む、請求項7に記載の方法。Using the extracted page index as an offset to identify the position of the spare table in the spare table area;
Using the extracted data block index as an offset to locate a spare table element in the spare table;
When the status indication in the spare table element indicates that the logical data block address has been remapped, the page index extracted from the logical data block address is used to indicate the spare page in the spare page area. Determining a physical address;
Determining a physical address of a data block in the spare page using a page offset in the spare table element;
When the status indication in the spare table element indicates that the logical data block address has not been remapped, the page index from the logical data block address is used to identify the data page in the data page area. Determining a physical address;
Determining a physical address (310) of a data block within the data page using the data block index as an offset;
The method of claim 7 comprising:
前記状態標示を用いて、前記データブロックが、低予備ページ領域または高予備ページ領域のどちらにあるかを判断し、該データブロックがある予備ページ領域を選択するステップと、
前記論理データブロックアドレスから抽出された前記ページ索引を用いて、前記選択された予備ページ領域内における予備ページの物理アドレスを求めるステップと、
前記予備テーブルエレメント内におけるページオフセットを用いて、前記予備ページ内におけるデータブロックの物理アドレス(308)を求めるステップと、を含み、
前記抽出されたページ索引をオフセットとして用いて前記予備テーブル領域内にある予備テーブルの位置を特定した後であって、かつ、前記抽出されたデータブロック索引をオフセットとして用いて前記予備テーブル内における予備テーブルエレメントの位置を特定する前に、レジスタをチェックして、現在キャッシュされている予備テーブルが前記論理ブロックアドレスに対応するかどうか判断し、該現在キャッシュされている予備テーブルが前記論理ブロックアドレスに対応しないとき、前記予備テーブル領域内において前記位置が特定された予備テーブルをメモリキャッシュにコピーするステップと、を含む、
請求項8に記載の方法。When the status indication in the spare table element indicates that the logical data block address has been remapped,
Using the status indication to determine whether the data block is in a low spare page area or a high spare page area and selecting a spare page area with the data block;
Using the page index extracted from the logical data block address to determine a physical address of a spare page in the selected spare page area;
Determining a physical address (308) of a data block in the spare page using a page offset in the spare table element;
After identifying the position of the spare table in the spare table area using the extracted page index as an offset, and using the extracted data block index as an offset in the spare table Prior to locating the table element, the register is checked to determine whether the currently cached spare table corresponds to the logical block address, and the currently cached spare table is added to the logical block address. When not corresponding, the step of copying the spare table whose position is specified in the spare table area to a memory cache,
The method of claim 8.
請求項9に記載の方法。When the currently cached spare table does not correspond to the logical block address, and the contents of the currently cached spare table have been copied from the currently cached spare table to the memory cache Copying the spare table currently cached back to the spare table area before copying the spare table whose position is specified in the spare table area to the memory cache when changed. Further including
The method of claim 9.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/746,328 | 2000-12-20 | ||
US09/746,328 US7013376B2 (en) | 2000-12-20 | 2000-12-20 | Method and system for data block sparing in a solid-state storage device |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2002215468A JP2002215468A (en) | 2002-08-02 |
JP2002215468A5 true JP2002215468A5 (en) | 2005-07-07 |
Family
ID=25000356
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2001337595A Withdrawn JP2002215468A (en) | 2000-12-20 | 2001-11-02 | Solid-state storage device |
Country Status (4)
Country | Link |
---|---|
US (1) | US7013376B2 (en) |
EP (1) | EP1217524A3 (en) |
JP (1) | JP2002215468A (en) |
KR (1) | KR20020050163A (en) |
Families Citing this family (71)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW200523946A (en) * | 2004-01-13 | 2005-07-16 | Ali Corp | Method for accessing a nonvolatile memory |
US7363316B2 (en) | 2004-08-30 | 2008-04-22 | Mendocino Software, Inc. | Systems and methods for organizing and mapping data |
US7664983B2 (en) | 2004-08-30 | 2010-02-16 | Symantec Corporation | Systems and methods for event driven recovery management |
JP2006285600A (en) * | 2005-03-31 | 2006-10-19 | Tokyo Electron Device Ltd | Storage device, memory management device, memory management method, and program |
TWI298836B (en) * | 2005-10-12 | 2008-07-11 | Sunplus Technology Co Ltd | Apparatus for controlling flash memory and method thereof |
KR100818797B1 (en) | 2006-10-19 | 2008-04-01 | 삼성전자주식회사 | Memory capacity control method and memory capacity control device |
US8935302B2 (en) | 2006-12-06 | 2015-01-13 | Intelligent Intellectual Property Holdings 2 Llc | Apparatus, system, and method for data block usage information synchronization for a non-volatile storage volume |
US8578127B2 (en) * | 2009-09-09 | 2013-11-05 | Fusion-Io, Inc. | Apparatus, system, and method for allocating storage |
US8489817B2 (en) | 2007-12-06 | 2013-07-16 | Fusion-Io, Inc. | Apparatus, system, and method for caching data |
KR20090087119A (en) | 2006-12-06 | 2009-08-14 | 퓨전 멀티시스템즈, 인크.(디비에이 퓨전-아이오) | Data management devices, systems, and methods in storage using empty data token directives |
US8443134B2 (en) | 2006-12-06 | 2013-05-14 | Fusion-Io, Inc. | Apparatus, system, and method for graceful cache device degradation |
US9104599B2 (en) | 2007-12-06 | 2015-08-11 | Intelligent Intellectual Property Holdings 2 Llc | Apparatus, system, and method for destaging cached data |
US8706968B2 (en) | 2007-12-06 | 2014-04-22 | Fusion-Io, Inc. | Apparatus, system, and method for redundant write caching |
US9519540B2 (en) | 2007-12-06 | 2016-12-13 | Sandisk Technologies Llc | Apparatus, system, and method for destaging cached data |
US7836226B2 (en) | 2007-12-06 | 2010-11-16 | Fusion-Io, Inc. | Apparatus, system, and method for coordinating storage requests in a multi-processor/multi-thread environment |
US8156392B2 (en) * | 2008-04-05 | 2012-04-10 | Fusion-Io, Inc. | Apparatus, system, and method for bad block remapping |
JP5163350B2 (en) * | 2008-05-19 | 2013-03-13 | 富士通株式会社 | Verification support program, verification support apparatus, and verification support method |
US8838876B2 (en) | 2008-10-13 | 2014-09-16 | Micron Technology, Inc. | Translation layer in a solid state storage device |
US7996736B2 (en) * | 2008-10-26 | 2011-08-09 | Sandisk 3D Llc | Bad page marking strategy for fast readout in memory |
US8549218B2 (en) * | 2008-11-10 | 2013-10-01 | Inside Secure | Low cost implementation for small content-addressable memories |
KR101014149B1 (en) * | 2008-11-13 | 2011-02-14 | (주)인디링스 | Controller for solid state disks to control access to memory banks |
KR101717644B1 (en) | 2009-09-08 | 2017-03-27 | 샌디스크 테크놀로지스 엘엘씨 | Apparatus, system, and method for caching data on a solid-state storage device |
US9122579B2 (en) | 2010-01-06 | 2015-09-01 | Intelligent Intellectual Property Holdings 2 Llc | Apparatus, system, and method for a storage layer |
KR101086876B1 (en) * | 2009-09-30 | 2011-11-25 | 주식회사 하이닉스반도체 | Semiconductor storage system that manages spare area flexibly and its control method |
US8874981B2 (en) * | 2010-05-12 | 2014-10-28 | Mediatek Inc. | Method of creating target storage layout table referenced for partitioning storage space of storage device and related electronic device and machine-readable medium |
KR101077901B1 (en) * | 2010-07-12 | 2011-10-31 | (주)이더블유비엠코리아 | Apparatus and method for managing flash memory using log block unit mapping technique |
WO2012083308A2 (en) | 2010-12-17 | 2012-06-21 | Fusion-Io, Inc. | Apparatus, system, and method for persistent data management on a non-volatile storage media |
WO2012106362A2 (en) | 2011-01-31 | 2012-08-09 | Fusion-Io, Inc. | Apparatus, system, and method for managing eviction of data |
US9201677B2 (en) | 2011-05-23 | 2015-12-01 | Intelligent Intellectual Property Holdings 2 Llc | Managing data input/output operations |
US8874823B2 (en) | 2011-02-15 | 2014-10-28 | Intellectual Property Holdings 2 Llc | Systems and methods for managing data input/output operations |
US9003104B2 (en) | 2011-02-15 | 2015-04-07 | Intelligent Intellectual Property Holdings 2 Llc | Systems and methods for a file-level cache |
WO2012116369A2 (en) | 2011-02-25 | 2012-08-30 | Fusion-Io, Inc. | Apparatus, system, and method for managing contents of a cache |
WO2012125163A1 (en) * | 2011-03-16 | 2012-09-20 | Hewlett-Packard Development Company, L.P. | Systems and methods for fine granularity memory sparing |
US8966191B2 (en) | 2011-03-18 | 2015-02-24 | Fusion-Io, Inc. | Logical interface for contextual storage |
US9563555B2 (en) | 2011-03-18 | 2017-02-07 | Sandisk Technologies Llc | Systems and methods for storage allocation |
US9069477B1 (en) * | 2011-06-16 | 2015-06-30 | Amazon Technologies, Inc. | Reuse of dynamically allocated memory |
US9274937B2 (en) | 2011-12-22 | 2016-03-01 | Longitude Enterprise Flash S.A.R.L. | Systems, methods, and interfaces for vector input/output operations |
US10102117B2 (en) | 2012-01-12 | 2018-10-16 | Sandisk Technologies Llc | Systems and methods for cache and storage device coordination |
US9251052B2 (en) | 2012-01-12 | 2016-02-02 | Intelligent Intellectual Property Holdings 2 Llc | Systems and methods for profiling a non-volatile cache having a logical-to-physical translation layer |
US9767032B2 (en) | 2012-01-12 | 2017-09-19 | Sandisk Technologies Llc | Systems and methods for cache endurance |
US9251086B2 (en) | 2012-01-24 | 2016-02-02 | SanDisk Technologies, Inc. | Apparatus, system, and method for managing a cache |
US9116812B2 (en) | 2012-01-27 | 2015-08-25 | Intelligent Intellectual Property Holdings 2 Llc | Systems and methods for a de-duplication cache |
US10359972B2 (en) | 2012-08-31 | 2019-07-23 | Sandisk Technologies Llc | Systems, methods, and interfaces for adaptive persistence |
US10019353B2 (en) * | 2012-03-02 | 2018-07-10 | Longitude Enterprise Flash S.A.R.L. | Systems and methods for referencing data on a storage medium |
US10339056B2 (en) | 2012-07-03 | 2019-07-02 | Sandisk Technologies Llc | Systems, methods and apparatus for cache transfers |
US9612966B2 (en) | 2012-07-03 | 2017-04-04 | Sandisk Technologies Llc | Systems, methods and apparatus for a virtual machine cache |
US10509776B2 (en) | 2012-09-24 | 2019-12-17 | Sandisk Technologies Llc | Time sequence data management |
US10318495B2 (en) | 2012-09-24 | 2019-06-11 | Sandisk Technologies Llc | Snapshots for a non-volatile device |
US9141613B2 (en) * | 2012-10-30 | 2015-09-22 | Appsense Limited | Systems and methods for determining an address for a private function |
US9842053B2 (en) | 2013-03-15 | 2017-12-12 | Sandisk Technologies Llc | Systems and methods for persistent cache logging |
US10558561B2 (en) | 2013-04-16 | 2020-02-11 | Sandisk Technologies Llc | Systems and methods for storage metadata management |
US10102144B2 (en) | 2013-04-16 | 2018-10-16 | Sandisk Technologies Llc | Systems, methods and interfaces for data virtualization |
US9842128B2 (en) | 2013-08-01 | 2017-12-12 | Sandisk Technologies Llc | Systems and methods for atomic storage operations |
US10019320B2 (en) | 2013-10-18 | 2018-07-10 | Sandisk Technologies Llc | Systems and methods for distributed atomic storage operations |
US10073630B2 (en) | 2013-11-08 | 2018-09-11 | Sandisk Technologies Llc | Systems and methods for log coordination |
US9946607B2 (en) | 2015-03-04 | 2018-04-17 | Sandisk Technologies Llc | Systems and methods for storage error management |
KR20190069806A (en) * | 2017-12-12 | 2019-06-20 | 에스케이하이닉스 주식회사 | Memory system and operating method of memory system |
US11138105B2 (en) * | 2018-12-18 | 2021-10-05 | Seagate Technology Llc | Large range defect allocation system and method |
CN113874943B (en) * | 2019-05-31 | 2025-06-20 | 美光科技公司 | Embedded Flash Memory Architecture for Interconnect Redundancy |
CN111190817B (en) * | 2019-12-23 | 2022-09-06 | 深圳平安医疗健康科技服务有限公司 | Method and device for processing software defects |
EP3985675B1 (en) | 2020-08-18 | 2024-01-31 | Changxin Memory Technologies, Inc. | Method and device for repairing fail bits |
US11887685B2 (en) | 2020-08-18 | 2024-01-30 | Changxin Memory Technologies, Inc. | Fail Bit repair method and device |
US11791010B2 (en) | 2020-08-18 | 2023-10-17 | Changxin Memory Technologies, Inc. | Method and device for fail bit repairing |
US11797371B2 (en) | 2020-08-18 | 2023-10-24 | Changxin Memory Technologies, Inc. | Method and device for determining fail bit repair scheme |
US11984179B2 (en) | 2021-03-26 | 2024-05-14 | Changxin Memory Technologies, Inc. | Redundant circuit assigning method and device, and medium |
CN112908402B (en) * | 2021-03-31 | 2022-05-10 | 长鑫存储技术有限公司 | Spare circuit allocation method, device, equipment and medium |
US11791012B2 (en) | 2021-03-31 | 2023-10-17 | Changxin Memory Technologies, Inc. | Standby circuit dispatch method, apparatus, device and medium |
US11881278B2 (en) | 2021-03-31 | 2024-01-23 | Changxin Memory Technologies, Inc. | Redundant circuit assigning method and device, apparatus and medium |
CN114138201B (en) * | 2021-12-02 | 2024-10-25 | 国网山东省电力公司营销服务中心(计量中心) | Method and system for monitoring data storage of built-in memory of electric energy meter |
KR102706442B1 (en) * | 2021-12-23 | 2024-09-11 | 재단법인대구경북과학기술원 | Ssd device and operating method of the same using ftl based on lsm-tree and approximate indexing |
US12007842B2 (en) * | 2022-10-06 | 2024-06-11 | Salesforce, Inc. | Database node soft restart |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0675502B1 (en) | 1989-04-13 | 2005-05-25 | SanDisk Corporation | Multiple sector erase flash EEPROM system |
US5907856A (en) | 1995-07-31 | 1999-05-25 | Lexar Media, Inc. | Moving sectors within a block of information in a flash memory mass storage architecture |
US5933852A (en) * | 1996-11-07 | 1999-08-03 | Micron Electronics, Inc. | System and method for accelerated remapping of defective memory locations |
US6000006A (en) * | 1997-08-25 | 1999-12-07 | Bit Microsystems, Inc. | Unified re-map and cache-index table with dual write-counters for wear-leveling of non-volatile flash RAM mass storage |
US6269432B1 (en) * | 1998-10-23 | 2001-07-31 | Ericsson, Inc. | Distributed transactional processing system having redundant data |
US6535995B1 (en) * | 1999-03-10 | 2003-03-18 | International Business Machines Corporation | Prototype-based virtual in-line sparing |
US6397292B1 (en) * | 1999-08-19 | 2002-05-28 | Emc Corporation | Asymmetrical striping of mirrored storage device arrays and concurrent access to even tracks in the first array and odd tracks in the second array to improve data access performance |
-
2000
- 2000-12-20 US US09/746,328 patent/US7013376B2/en not_active Expired - Lifetime
-
2001
- 2001-11-02 JP JP2001337595A patent/JP2002215468A/en not_active Withdrawn
- 2001-12-10 EP EP01310297A patent/EP1217524A3/en not_active Withdrawn
- 2001-12-19 KR KR1020010081273A patent/KR20020050163A/en not_active Withdrawn
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2002215468A5 (en) | ||
US9727452B2 (en) | Distributing metadata across multiple different disruption regions within an asymmetric memory system | |
US9916116B2 (en) | Memory access and detecting memory failures using dynamically replicated memory based on a replication policy | |
KR101100046B1 (en) | Pixel Cache for 3D Graphics Circuits | |
US20180181495A1 (en) | Optimized hopscotch multiple hash tables for efficient memory in-line deduplication application | |
US20080082729A1 (en) | Device driver including a flash memory file system and method thereof and a flash memory device and method thereof | |
KR20020050163A (en) | Method and system for data block sparing in a solid-state storage device | |
CN108228471B (en) | Method and system for managing entity information of memory cells in a memory device | |
US8621134B2 (en) | Storage tiering with minimal use of DRAM memory for header overhead | |
JP2007504552A5 (en) | ||
WO2011011487A1 (en) | Index cache tree | |
CN103136121A (en) | Cache management method for solid-state disc | |
CA2285089A1 (en) | Logical mapping of data objects using data spaces | |
US20200341909A1 (en) | Cache data location system | |
US10552335B2 (en) | Method and electronic device for a mapping table in a solid-state memory | |
JP2006527874A5 (en) | ||
WO2017143972A1 (en) | Data processing method and apparatus | |
US9535796B2 (en) | Method, apparatus and computer for data operation | |
US8086914B2 (en) | Storing data to multi-chip low-latency random read memory device using non-aligned striping | |
KR100533683B1 (en) | Data managing device and method for flash memory | |
JP2004062851A (en) | Storage system for directly and redundantly writable nonvolatile memory without needing use of redundant field, and writing method therefor | |
JP2004086300A (en) | Flash memory logical address detection method | |
TWI240866B (en) | Method for operating a cache memory | |
KR100490603B1 (en) | Control method and apparatus for operations of flash memory system | |
TW556205B (en) | Method for inspecting flash memory logic address |