JP2000340687A - Package for storing semiconductor elements - Google Patents
Package for storing semiconductor elementsInfo
- Publication number
- JP2000340687A JP2000340687A JP11148692A JP14869299A JP2000340687A JP 2000340687 A JP2000340687 A JP 2000340687A JP 11148692 A JP11148692 A JP 11148692A JP 14869299 A JP14869299 A JP 14869299A JP 2000340687 A JP2000340687 A JP 2000340687A
- Authority
- JP
- Japan
- Prior art keywords
- sealing region
- semiconductor element
- conductor layer
- lid
- metallized
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H10W90/754—
Landscapes
- Die Bonding (AREA)
Abstract
(57)【要約】
【課題】 絶縁基体と金属製の蓋体とを接合する導電性
接着剤が絶縁基体から剥離してしまいやすい。
【解決手段】 セラミックスから成る絶縁基体1の上面
に、半導体素子3の搭載部1aおよびこれを取り囲む枠
状の封止領域1bならびに封止領域1bの一部に配設さ
れた接地用メタライズ導体層5aを有し、金属製の蓋体
2が封止領域1b導電性接着剤6により接合され、半導
体素子3を封止するとともに接地用メタライズ導体層5
aに電気的に接続される半導体素子収納用パッケージで
あって、封止領域1bの上面に、接地用メタライズ導体
層5aの一部を封止領域1b内に露出させる狭幅部7a
または開口部7bを設けた枠状のセラミック厚膜7を被
着してある。セラミック厚膜7により絶縁基体1と蓋体
2とを強固に接合できるとともに、接地用メタライズ導
体層5aと蓋体2とを電気的に良好に接続できる。
(57) Abstract: A conductive adhesive for bonding an insulating substrate and a metal lid is likely to be separated from the insulating substrate. SOLUTION: A mounting portion 1a of a semiconductor element 3, a frame-shaped sealing region 1b surrounding the mounting portion 1a, and a metallized conductor layer for grounding provided in a part of the sealing region 1b are provided on an upper surface of an insulating base 1 made of ceramics. 5a, a metal lid 2 is bonded by a sealing region 1b by a conductive adhesive 6, and seals the semiconductor element 3 and a metallized conductor layer 5 for grounding.
and a narrow portion 7a on a top surface of the sealing region 1b for exposing a part of the ground metallized conductor layer 5a into the sealing region 1b.
Alternatively, a frame-shaped ceramic thick film 7 having an opening 7b is applied. The insulating base 1 and the lid 2 can be firmly joined by the ceramic thick film 7, and the ground metallized conductor layer 5a and the lid 2 can be electrically connected well.
Description
【0001】[0001]
【発明の属する技術分野】本発明は、半導体素子を収容
するための半導体素子収納用パッケージに関するもので
ある。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a semiconductor device housing package for housing a semiconductor device.
【0002】[0002]
【従来の技術】従来、半導体素子を収容するための半導
体素子収納用パッケージとして、図4に斜視図で、図5
に断面図で示すように、酸化アルミニウム質焼結体等の
セラミックスから成り、上面に半導体素子13が搭載され
る搭載部11aを有するとともに、この搭載部11aの周囲
からビアホールを介して下面に導出し、さらに側面に延
出する複数個のメタライズ導体層15を有する絶縁基体11
と、この絶縁基体11の上面に接合され、半導体素子13を
封止する金属製の蓋体12とから成る半導体素子収納用パ
ッケージが知られている。2. Description of the Related Art FIG. 4 is a perspective view showing a conventional semiconductor device housing package for housing a semiconductor device.
As shown in the cross-sectional view of FIG. 1, the upper surface has a mounting portion 11a on which the semiconductor element 13 is mounted, and is led out from the periphery of the mounting portion 11a to the lower surface via a via hole. And an insulating substrate 11 having a plurality of metallized conductor layers 15 extending on the side surfaces.
There is known a semiconductor element housing package including a metal lid 12 bonded to the upper surface of the insulating base 11 and sealing the semiconductor element 13.
【0003】このような半導体素子収納用パッケージに
おいては、絶縁基体11の上面に搭載部11aを取り囲むよ
うにして枠状の封止領域11bが設けられており、この封
止領域11bには封止用のメタライズ金属層17が被着され
ている。そして、封止用のメタライズ金属層17に金属製
の蓋体12を金−錫合金等の低融点ろう材16を介してろう
付けすることにより絶縁基体11と蓋体12とが接合され
る。In such a package for housing a semiconductor element, a frame-shaped sealing region 11b is provided on the upper surface of the insulating base 11 so as to surround the mounting portion 11a. Metallized metal layer 17 is applied. Then, the insulating base 11 and the lid 12 are joined by brazing the metal lid 12 to the metallized metal layer 17 for sealing via a low melting point brazing material 16 such as a gold-tin alloy.
【0004】また、メタライズ導体層15のうち、接地用
のメタライズ導体層15aがメタライズ金属層17に電気的
に接続されており、これにより、蓋体12をろう材16を介
してメタライズ金属層17に接合すると、蓋体12が接地電
位に接続されて半導体素子13に対する電磁的シールドと
して機能するようになっている。[0004] Of the metallized conductor layers 15, a metallized conductor layer 15a for grounding is electrically connected to the metallized metal layer 17, so that the lid 12 is connected to the metallized metal layer 17 via the brazing material 16. , The lid 12 is connected to the ground potential, and functions as an electromagnetic shield for the semiconductor element 13.
【0005】[0005]
【発明が解決しようとする課題】ところが、金−錫合金
から成るろう材は、金を約80重量%程度含み高価である
という問題点、およびその溶融温度が約280 ℃程度と高
く、絶縁基体と蓋体とを接合する際にパッケージ内部の
半導体素子に対する熱負荷が大きいという問題点があっ
た。However, the brazing material made of a gold-tin alloy contains about 80% by weight of gold and is expensive, and its melting temperature is as high as about 280 ° C. There is a problem that a large heat load is applied to the semiconductor element inside the package when the cover and the lid are joined.
【0006】そこで、金−錫合金から成るろう材に代え
て、例えば銀−エポキシ樹脂等の導電性接着剤により絶
縁基体の封止領域に被着されたメタライズ金属層と金属
製の蓋体とを接合することが考えられる。この導電性接
着剤によれば、銀は金と比較して安価であり、またエポ
キシ樹脂は100 〜150 ℃程度の温度で熱硬化するので、
絶縁基体と蓋体とを接合する際にパッケージの内部の半
導体素子に対する熱負荷が小さいという利点がある。Therefore, instead of the brazing material made of a gold-tin alloy, a metallized metal layer and a metal cover, which are applied to the sealing region of the insulating substrate with a conductive adhesive such as silver-epoxy resin, are used. Can be joined. According to this conductive adhesive, silver is less expensive than gold, and epoxy resin is thermoset at a temperature of about 100 to 150 ° C.,
There is an advantage that the thermal load on the semiconductor element inside the package is small when the insulating base and the lid are joined.
【0007】しかしながら、絶縁基体の封止領域に被着
させたメタライズ金属層は、その酸化腐食を防止するた
めに一般的にはその表面にニッケルめっき層および金め
っき層が順次被着されており、エポキシ樹脂はこのよう
な表面にニッケルめっき層および金めっき層が被着され
たメタライズ金属層に対する接着力が劣ることから、半
導体素子が作動時に発生する熱等が絶縁基体と金属製の
蓋体との両者に印加されると、この両者の熱膨張係数の
相違に起因して熱応力が発生し、これが両者間に繰り返
し印加されると銀−エポキシ樹脂から成る導電性接着材
とメタライズ金属層との間に剥離が発生し、その結果、
半導体素子の封止が不完全なものとなり、内部に収容す
る半導体素子を長期間にわたり、安定かつ正常に作動さ
せることができなくなるという問題点を招来する。However, the metallized metal layer applied to the sealing region of the insulating substrate is generally provided with a nickel plating layer and a gold plating layer on the surface in order to prevent oxidative corrosion. Since the epoxy resin has poor adhesion to a metallized metal layer having a nickel plating layer and a gold plating layer adhered to the surface thereof, heat generated during operation of the semiconductor element is reduced by an insulating substrate and a metal lid. When applied to both, a thermal stress is generated due to the difference in the coefficient of thermal expansion between the two, and when this is repeatedly applied between the two, a conductive adhesive made of silver-epoxy resin and a metallized metal layer Separation occurs between the
The semiconductor element is incompletely sealed, which causes a problem that the semiconductor element housed therein cannot be operated stably and normally for a long period of time.
【0008】本発明はかかる従来の問題点に鑑み案出さ
れたものであり、その目的は、絶縁基体と金属製の蓋体
とを銀−エポキシ樹脂等の安価でかつ低温封止が可能な
導電性接着剤を使って強固に接合し、かつ接地用メタラ
イズ導体層と金属製の蓋体とを電気的に良好に接続する
ことが可能な半導体素子収納用パッケージを提供するこ
とにある。The present invention has been devised in view of the conventional problems, and has as its object to seal an insulating base and a metal lid at a low cost and at a low temperature with silver-epoxy resin or the like. An object of the present invention is to provide a package for housing a semiconductor element, which can be firmly joined by using a conductive adhesive and can electrically connect a metalized conductor layer for grounding and a metal lid well.
【0009】[0009]
【課題を解決するための手段】本発明の半導体素子収納
用パッケージは、セラミックスから成る絶縁基体の上面
に、半導体素子が搭載される搭載部およびこの搭載部を
取り囲む枠状の封止領域ならびにこの封止領域の一部に
配設された接地用メタライズ導体層を有し、金属製の蓋
体が前記封止領域に前記半導体素子を覆うようにして導
電性接着剤により接合され、前記半導体素子を封止する
とともに前記接地用メタライズ導体層に電気的に接続さ
れる半導体素子収納用パッケージであって、前記封止領
域の上面に、前記接地用メタライズ導体層の一部を前記
封止領域内に露出させる狭幅部または開口部を設けた枠
状のセラミック厚膜を被着せしめたことを特徴とするも
のである。According to the present invention, there is provided a package for accommodating a semiconductor device, comprising: a mounting portion on which a semiconductor device is mounted; a frame-shaped sealing region surrounding the mounting portion; A metal lid having a ground metallization conductor layer disposed in a part of the sealing region, wherein a metal lid is bonded to the sealing region with a conductive adhesive so as to cover the semiconductor element; And a semiconductor element housing package electrically connected to the grounded metallized conductor layer, wherein a part of the grounded metallized conductor layer is formed on the upper surface of the sealing region in the sealing region. A ceramic thick film in the form of a frame provided with a narrow portion or an opening to be exposed on the substrate.
【0010】本発明の半導体素子収納用パッケージによ
れば、封止領域の上面に枠状のセラミック厚膜を、接地
用メタライズ導体層の一部を封止領域内に露出させる狭
幅部または開口部を設けて被着していることから、この
セラミック厚膜と蓋体とを導電性接着剤により極めて強
固に接合することができるとともに、封止領域内に露出
した接地用メタライズ導体層に金属製の蓋体を導電性接
着剤により電気的に良好に接続させることができる。According to the package for accommodating a semiconductor element of the present invention, a frame-shaped ceramic thick film is formed on the upper surface of the sealing region, and a narrow portion or opening for exposing a part of the ground metallized conductor layer in the sealing region. The ceramic thick film and the lid can be bonded very firmly with a conductive adhesive because the ceramic thick film and the lid are attached to the metallized conductor layer for grounding exposed in the sealing region. Can be electrically connected favorably by the conductive adhesive.
【0011】[0011]
【発明の実施の形態】以下、本発明の半導体素子収納用
パッケージを添付の図面を基に詳細に説明する。DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS The package for accommodating a semiconductor device according to the present invention will be described below in detail with reference to the accompanying drawings.
【0012】図1は本発明の半導体素子収納用パッケー
ジの実施の形態の一例を示す斜視図であり、図2は図1
に示す半導体素子収納用パッケージの断面図である。本
発明の半導体素子収納用パッケージは、絶縁基体1と金
属製の蓋体2とから主に構成されており、これらの間に
半導体素子3を封止するようになっている。FIG. 1 is a perspective view showing an example of an embodiment of a semiconductor device housing package according to the present invention, and FIG.
FIG. 3 is a cross-sectional view of the semiconductor device storage package shown in FIG. The package for accommodating a semiconductor element according to the present invention is mainly composed of an insulating base 1 and a metal lid 2, and the semiconductor element 3 is sealed therebetween.
【0013】絶縁基体1は、酸化アルミニウム質焼結体
・窒化アルミニウム質焼結体・ムライト質焼結体・炭化
珪素質焼結体・窒化珪素質焼結体・ガラスセラミックス
等のセラミックス材料から成る略四角形の平板であり、
搭載される半導体素子3を支持するための支持部材とし
て機能する。The insulating substrate 1 is made of a ceramic material such as a sintered body of aluminum oxide, a sintered body of aluminum nitride, a sintered body of mullite, a sintered body of silicon carbide, a sintered body of silicon nitride, and a glass ceramic. It is a substantially rectangular flat plate,
It functions as a support member for supporting the semiconductor element 3 to be mounted.
【0014】絶縁基体1は、例えば酸化アルミニウム質
焼結体から成る場合であれば、酸化アルミニウム・酸化
珪素・酸化マグネシウム・酸化カルシウム等の原料粉末
に適当な有機バインダ・溶剤を添加混合して泥漿状とな
すとともにこれを従来周知のドクターブレード法を採用
することによってシート状となすことによりセラミック
グリーンシートを得、このセラミックグリーンシートに
適当な打ち抜き加工を施すとともに必要に応じて複数枚
を積層して生セラミック積層体となし、最後にこの生セ
ラミック体を還元雰囲気中、約1600℃の温度で焼成する
ことによって製作される。When the insulating substrate 1 is made of, for example, an aluminum oxide sintered body, a suitable organic binder and a solvent are added to a raw material powder such as aluminum oxide, silicon oxide, magnesium oxide, calcium oxide, etc. and mixed. A ceramic green sheet is obtained by forming a sheet and adopting a conventionally known doctor blade method, and a ceramic green sheet is subjected to an appropriate punching process and a plurality of sheets are laminated as necessary. A green ceramic laminate is manufactured by finally firing the green ceramic body at a temperature of about 1600 ° C. in a reducing atmosphere.
【0015】絶縁基体1の上面中央部には半導体素子3
を搭載するための搭載部1aが形成されている。搭載部
1aには、メタライズ金属層4が被着されており、この
メタライズ金属層4の上に半導体素子3が例えば銀−エ
ポキシ樹脂等の導電性接着剤(図示せず)を介して接着
固定される。A semiconductor element 3 is provided at the center of the upper surface of the insulating base 1.
The mounting part 1a for mounting is formed. A metallized metal layer 4 is adhered to the mounting portion 1a, and a semiconductor element 3 is bonded and fixed on the metallized metal layer 4 via a conductive adhesive (not shown) such as silver-epoxy resin. Is done.
【0016】メタライズ金属層4は、半導体素子3の下
面を所定の接地電位に接続するために設けられているも
のであり、後述するメタライズ配線導体5のうち、接地
用メタライズ配線導体5aにスルーホールやビアホール
等の貫通導体を介して電気的に接続されている。The metallized metal layer 4 is provided for connecting the lower surface of the semiconductor element 3 to a predetermined ground potential. Of the metallized wiring conductors 5 described later, a through hole is formed in the metallized wiring conductor 5a for grounding. And via holes or other through conductors.
【0017】また、絶縁基体1の搭載部1aの周辺には
半導体素子3の各電極(接地電極・電源電極・信号電
極)に電気的に接続される複数のメタライズ導体層5が
導出されており、このメタライズ導体層5には、半導体
素子3の各電極がボンディングワイヤ8を介して接続さ
れる。A plurality of metallized conductor layers 5 electrically connected to the respective electrodes (ground electrode, power supply electrode, signal electrode) of the semiconductor element 3 are led out around the mounting portion 1a of the insulating base 1. Each electrode of the semiconductor element 3 is connected to the metallized conductor layer 5 via a bonding wire 8.
【0018】メタライズ導体層5は、半導体素子3の電
極を外部の電気回路に接続するための導電路として機能
し、搭載部1aの周辺から絶縁基体1を上下に貫通する
貫通導体(図示せず)を介して絶縁基体1の下面に導出
され、そこから絶縁基体1の側面にまで延出している。
そして、メタライズ導体層5の絶縁基体1の下面部位お
よび側面部位は、外部接続用の端子として機能し、例え
ば半田を介して外部電気回路基板の配線導体に電気的に
接続される。The metallized conductor layer 5 functions as a conductive path for connecting the electrodes of the semiconductor element 3 to an external electric circuit, and a through conductor (not shown) penetrating vertically through the insulating base 1 from around the mounting portion 1a. ), Is led out to the lower surface of the insulating base 1 and extends therefrom to the side surface of the insulating base 1.
Then, the lower surface portion and the side surface portion of the insulating base 1 of the metallized conductor layer 5 function as terminals for external connection, and are electrically connected to wiring conductors of the external electric circuit board via, for example, solder.
【0019】これらのメタライズ金属層4およびメタラ
イズ導体層5は、いずれもタングステンやモリブデン・
銅・銀・銀−パラジウム・モリブデン−マンガン等の金
属粉末メタライズから成り、例えばタングステンメタラ
イズから成る場合であれば、タングステン粉末に適当な
有機バインダ・溶剤を添加混合して得た金属ペーストを
絶縁基体1となるセラミックグリーンシートに従来周知
のスクリーン印刷法を採用して所定のパターンに印刷塗
布し、これをセラミックグリーンシートとともに焼成す
ることによって、絶縁基体1の所定位置に所定のパター
ンに被着形成される。Each of the metallized metal layer 4 and the metallized conductor layer 5 is made of tungsten or molybdenum.
It is made of metal powder such as copper, silver, silver-palladium, molybdenum-manganese, etc. For example, when it is made of tungsten metallization, a metal paste obtained by adding and mixing an appropriate organic binder and solvent to tungsten powder is used as an insulating substrate. By applying a conventionally known screen printing method to a ceramic green sheet to be printed in a predetermined pattern and firing it together with the ceramic green sheet, a predetermined pattern is formed on a predetermined position of the insulating substrate 1. Is done.
【0020】なお、これらのメタライズ金属層4および
メタライズ導体層5の露出表面には、ニッケルめっき層
および金めっき層を順次被着させておくとよい。これに
よって、メタライズ金属層4やメタライズ導体層5の酸
化腐食が有効に防止されるとともにメタライズ導体層5
とボンディングワイヤ8との接続およびメタライズ導体
層5と外部電気回路基板の配線導体との接続を容易かつ
強固なものとすることができる。The exposed surfaces of the metallized metal layer 4 and the metallized conductor layer 5 are preferably coated with a nickel plating layer and a gold plating layer sequentially. Thereby, oxidation corrosion of the metallized metal layer 4 and the metallized conductor layer 5 is effectively prevented, and the metallized conductor layer 5
And the bonding wires 8 and the metallized conductor layer 5 and the wiring conductor of the external electric circuit board can be easily and firmly connected.
【0021】また、絶縁基体1の上面外周部には、搭載
部1aを取り囲むようにして、幅が0.5 〜5mm程度の
四角枠状の封止領域1bが設けられている。A rectangular frame-shaped sealing region 1b having a width of about 0.5 to 5 mm is provided on the outer peripheral portion of the upper surface of the insulating base 1 so as to surround the mounting portion 1a.
【0022】封止領域1bは、蓋体2を絶縁基体1に接
合するための領域であり、この封止領域1b上に金属製
の蓋体2が導電性接着剤6を介して接合される。The sealing region 1b is a region for joining the lid 2 to the insulating base 1, and the metal lid 2 is joined on the sealing region 1b via the conductive adhesive 6. .
【0023】この封止領域1bにはその一部に接地用メ
タライズ導体層5aが延出してきて配設されており、さ
らにその上に枠状のセラミック厚膜7が被着されてい
る。The metallized conductor layer 5a for grounding is provided on a part of the sealing region 1b so as to extend therefrom, and a frame-shaped ceramic thick film 7 is further applied thereon.
【0024】封止領域1bに配設した接地用メタライズ
導体層5aは、封止領域1bに導電性接着剤6を介して
接合される蓋体2を所定の接地電位に接続するためのも
のであり、その一部がセラミック厚膜7に覆われずに封
止領域1bの表面に露出している。このように、封止領
域1bに延出した接地用メタライズ導体層5aの一部が
セラミック厚膜7に覆われずに封止領域1bに露出して
いることから、蓋体2を導電性接着剤6を介して封止領
域1bに接合すると、封止領域1bに接合する導電性接
着剤6と接地用メタライズ導体層5aとが電気的に接触
し、これにより蓋体2を接地電位とすることが可能とな
る。The ground metallized conductor layer 5a disposed in the sealing region 1b is for connecting the lid 2 joined to the sealing region 1b via the conductive adhesive 6 to a predetermined ground potential. And a part thereof is exposed on the surface of the sealing region 1b without being covered with the ceramic thick film 7. As described above, since a part of the ground metallized conductor layer 5a extending to the sealing region 1b is exposed to the sealing region 1b without being covered by the ceramic thick film 7, the lid 2 is electrically conductively bonded. When bonding to the sealing region 1b via the agent 6, the conductive adhesive 6 bonded to the sealing region 1b and the metallized conductor layer 5a for grounding come into electrical contact, thereby setting the lid 2 to the ground potential. It becomes possible.
【0025】なお、接地用メタライズ導体層5aが封止
領域1bに露出する幅および長さは、それぞれ0.1 mm
以上であることが好ましい。接地用メタライズ導体層5
aが封止領域1bに露出する幅および長さがそれぞれ0.
1 mm未満では、蓋体2を導電性接着剤6を介して封止
領域1bに接合した場合に、導電性接着剤6と接地用メ
タライズ導体層5aとが良好に接触せずに接地用メタラ
イズ導体層5aと蓋体2とを電気的に良好に接続するこ
とができなくなる危険性が大きなものとなる。The width and length of the exposed metallized conductor layer 5a in the sealing region 1b are each 0.1 mm.
It is preferable that it is above. Ground metallized conductor layer 5
a is exposed to the sealing region 1b and the width and length are each
When the thickness is less than 1 mm, when the lid 2 is bonded to the sealing region 1b via the conductive adhesive 6, the conductive adhesive 6 and the ground metallized conductor layer 5a do not make good contact with each other and the ground metallization There is a large risk that the conductor layer 5a and the lid 2 cannot be electrically connected well.
【0026】また、セラミック厚膜7は、酸化アルミニ
ウム質焼結体や窒化アルミニウム質焼結体・ムライト質
焼結体・炭化珪素質焼結体・窒化珪素質焼結体・ガラス
セラミックス等のセラミックスから成る厚膜であり、そ
の一部を除いて封止領域1bと実質的に同じ幅を有して
いる。そして、その厚みは10〜100 μm程度である。The ceramic thick film 7 is made of a ceramic such as an aluminum oxide sintered body, an aluminum nitride sintered body, a mullite sintered body, a silicon carbide sintered body, a silicon nitride sintered body, a glass ceramic or the like. And has substantially the same width as the sealing region 1b except for a part thereof. And its thickness is about 10 to 100 μm.
【0027】セラミック厚膜7は、封止領域1bと導電
性接着剤6とを強固に接合するための接合力向上部材と
して機能し、これを形成するセラミックスが金属と比較
してエポキシ樹脂等の接着剤と強固に接着することか
ら、銀−エポキシ樹脂等から成る導電性接着剤6と強固
に接合する。The ceramic thick film 7 functions as a joining strength improving member for firmly joining the sealing region 1b and the conductive adhesive 6, and the ceramic forming the same is made of epoxy resin or the like as compared with metal. Since it is firmly bonded to the adhesive, it is strongly bonded to the conductive adhesive 6 made of silver-epoxy resin or the like.
【0028】なお、セラミック厚膜7は、その上面の中
心線平均粗さ(Ra)をRa≧0.65μmとしておくと、
セラミック被膜7の表面の凹凸と導電性接着剤6とが係
止し合って両者をさらに強固に接合させることが可能と
なる。したがって、セラミック膜7は、その上面の中心
線平均粗さ(Ra)をRa≧0.65μmとしておくことが
好ましい。When the center line average roughness (Ra) of the upper surface of the ceramic thick film 7 is set to Ra ≧ 0.65 μm,
The irregularities on the surface of the ceramic coating 7 and the conductive adhesive 6 are engaged with each other, so that they can be more firmly joined. Therefore, it is preferable that the center line average roughness (Ra) of the upper surface of the ceramic film 7 be set to Ra ≧ 0.65 μm.
【0029】さらに、セラミック厚膜7は、絶縁基体1
と実質的に同じ組成のセラミックス材料で形成しておく
と、絶縁基体1とセラミック厚膜7との熱膨張係数が略
同一となり、絶縁基体1とセラミック厚膜7とに例えば
半導体素子3が作動時に発生する熱が繰り返し印加され
たとしても、両者間に熱膨張係数の相違に起因する熱応
力が発生することはなく、セラミック厚膜7に剥離やク
ラックが発生することを有効に防止できる。従って、セ
ラミック厚膜7は、絶縁基体1と実質的に同じ組成のセ
ラミックス材料で形成することが好ましい。Further, the ceramic thick film 7 is formed on the insulating substrate 1.
If the insulating substrate 1 and the ceramic thick film 7 are formed of a ceramic material having substantially the same composition as the above, the thermal expansion coefficients of the insulating substrate 1 and the ceramic thick film 7 become substantially the same, and for example, the semiconductor element 3 operates on the insulating substrate 1 and the ceramic thick film 7. Even if the heat generated occasionally is repeatedly applied, no thermal stress is generated between the two due to the difference in the thermal expansion coefficient, and it is possible to effectively prevent the ceramic thick film 7 from peeling or cracking. Therefore, it is preferable that the ceramic thick film 7 is formed of a ceramic material having substantially the same composition as the insulating base 1.
【0030】また、セラミック厚膜7には、封止領域1
bに延出した接地用メタライズ導体層5aの一部を封止
領域1bに露出させる、例えばその内周側に切り欠き状
に形成した狭幅部7aを設けている。Further, the sealing region 1 is formed on the ceramic thick film 7.
A part of the grounded metallized conductor layer 5a extending to the portion b is exposed to the sealing region 1b. For example, a notch-shaped narrow portion 7a is provided on the inner peripheral side.
【0031】セラミック厚膜7は、封止領域1bに配設
した接地用メタライズ導体層5aの一部を封止領域1b
に露出させる狭幅部7aを有していることから、金属製
の蓋体2を導電性接着剤6により封止領域1bに接合す
ると、接地用メタライズ導体層5aと金属製の蓋体2と
がこの狭幅部7aにおいて導電性接着剤6を介して電気
的に接続されることとなる。そして、これにより金属製
の蓋体2を接地電位とすることが可能となり、蓋体2を
半導体素子3に対する電磁的シールドとして機能させる
ことができる。The ceramic thick film 7 forms a part of the metallized conductor layer 5a for grounding disposed in the sealing region 1b with the sealing region 1b.
When the metal lid 2 is joined to the sealing region 1b by the conductive adhesive 6, the metallized conductor layer 5a for grounding, the metal lid 2 Are electrically connected to each other through the conductive adhesive 6 in the narrow portion 7a. Thus, the metal lid 2 can be set at the ground potential, and the lid 2 can function as an electromagnetic shield for the semiconductor element 3.
【0032】なお、セラミック厚膜7が封止領域1bに
おいて接地用メタライズ導体層5aを覆う幅は、0.1 m
m以上あることが好ましい。セラミック厚膜7が封止領
域1bにおいて接地用メタライズ導体層5aを覆う幅が
0.1 mm未満では、封止領域1bに蓋体2を導電性接着
剤6により接合した場合に、この部分における封止領域
1bと導電性接着剤6との接着が弱いものとなり、絶縁
基体1と蓋体2とを強固に接合することができなくなっ
てしまう危険性が大きなものとなる。The width of the ceramic thick film 7 covering the ground metallized conductor layer 5a in the sealing region 1b is 0.1 m.
m or more. The width of the ceramic thick film 7 covering the ground metallized conductor layer 5a in the sealing region 1b is
If the thickness is less than 0.1 mm, when the lid 2 is bonded to the sealing region 1b with the conductive adhesive 6, the adhesion between the sealing region 1b and the conductive adhesive 6 in this portion is weak, and The danger that the lid 2 cannot be firmly joined becomes large.
【0033】セラミック厚膜7は、例えば酸化アルミニ
ウム質焼結体から成る場合であれば、酸化アルミニウム
・酸化珪素・酸化カルシウム・酸化マグネシウム等の原
料粉末に適当な有機バインダ・溶剤を添加混合して得た
セラミックペーストを絶縁基体1となるセラミックグリ
ーンシートに従来周知のスクリーン印刷法を採用して枠
状に印刷し、これをセラミックグリーンシートとともに
焼成することによって絶縁基体1の上面の封止領域1b
に所定の枠状に被着形成される。When the ceramic thick film 7 is made of, for example, an aluminum oxide sintered body, a suitable organic binder and a solvent are added to a raw material powder such as aluminum oxide, silicon oxide, calcium oxide, and magnesium oxide. The obtained ceramic paste is printed in a frame shape on a ceramic green sheet serving as the insulating substrate 1 by employing a conventionally known screen printing method, and is fired together with the ceramic green sheet to form a sealing region 1b on the upper surface of the insulating substrate 1.
Is formed in a predetermined frame shape.
【0034】なお、セラミックペーストをスクリーン印
刷法により印刷塗布するとともにこれを焼成することに
よって得られるセラミック厚膜7の上面の表面粗さは、
セラミックグリーンシートを焼成して得られる絶縁基体
1と比較して粗いものとなりやすく、中心線平均粗さ
(Ra)でRa≧0.65μmとなる表面粗さを容易に得る
ことができる。The surface roughness of the upper surface of the ceramic thick film 7 obtained by printing and applying a ceramic paste by screen printing and firing the ceramic paste is as follows.
Compared to the insulating substrate 1 obtained by firing the ceramic green sheet, the substrate tends to be rough, and a surface roughness satisfying Ra ≧ 0.65 μm in center line average roughness (Ra) can be easily obtained.
【0035】他方、封止領域1bに接合される金属製の
蓋体2は、例えば鉄−ニッケル−コバルト合金や鉄−ニ
ッケル合金等の板を椀状にプレス加工したものであり、
開口部につば部が形成されている。そして、このつば部
を封止領域1bに導電性接着剤6を介して接合すること
により、蓋体2が絶縁基体1に接合されるとともに接地
用メタライズ導体層5aに電気的に接続される。On the other hand, the metal lid 2 joined to the sealing region 1b is formed by pressing a plate of, for example, an iron-nickel-cobalt alloy or an iron-nickel alloy into a bowl shape.
A flange is formed in the opening. Then, by joining this flange portion to the sealing region 1b via the conductive adhesive 6, the lid 2 is joined to the insulating base 1 and is also electrically connected to the ground metallized conductor layer 5a.
【0036】かくして、本発明の半導体素子収納用パッ
ケージによれば、絶縁基体1の搭載部1aに半導体素子
3を接着固定するとともに半導体素子3の各電極をそれ
ぞれ対応するメタライズ導体層5に電気的に接続し、最
後に絶縁基体1の封止領域1bに蓋体2を導電性接着剤
6を介して接合することにより、蓋体2が絶縁基体1に
強固に接合されるとともに蓋体2と接地用メタライズ導
体層5aとが電気的に接続される。Thus, according to the package for accommodating a semiconductor element of the present invention, the semiconductor element 3 is bonded and fixed to the mounting portion 1a of the insulating base 1, and each electrode of the semiconductor element 3 is electrically connected to the corresponding metallized conductor layer 5 respectively. And finally bonding the lid 2 to the sealing region 1b of the insulating base 1 via the conductive adhesive 6, so that the lid 2 is firmly bonded to the insulating base 1 and Grounded metallized conductor layer 5a is electrically connected.
【0037】なお、本発明は上述の実施の形態の一例に
限定されるものではなく、本発明の要旨を逸脱しない範
囲であれば種々の変更は可能である。例えば、上述の実
施の形態の一例では、セラミック厚膜7の内周側を切り
欠き状に除いた狭幅部7aを設けることにより、封止領
域1bに接地用メタライズ導体層5aの一部を露出させ
るようになしたが、狭幅部7aをセラミック厚膜7の外
周側を切り欠き状に除いて設けることによって封止領域
1bに接地用メタライズ導体層5aの一部を露出させる
ようになしてもよい。あるいは図3に斜視図で示すよう
に、セラミック厚膜7の内周辺と外周辺との間に開口部
7bを設けることによって封止領域1bに接地用メタラ
イズ導体層5aの一部を露出させるようになしてもよ
い。The present invention is not limited to the above-described embodiment, and various modifications can be made without departing from the gist of the present invention. For example, in one example of the above-described embodiment, a part of the metallized conductor layer 5a for grounding is provided in the sealing region 1b by providing the narrow portion 7a in which the inner peripheral side of the ceramic thick film 7 is cut out. However, a part of the ground metallized conductor layer 5a is exposed in the sealing region 1b by providing the narrow width portion 7a by removing the outer peripheral side of the ceramic thick film 7 in a notch shape. You may. Alternatively, as shown in a perspective view in FIG. 3, by providing an opening 7b between the inner periphery and the outer periphery of the ceramic thick film 7, a part of the ground metallized conductor layer 5a is exposed in the sealing region 1b. It may be.
【0038】さらに、上述の実施の形態の一例では、接
地用メタライズ導体層5aは絶縁基体の側面から封止領
域1bに延出させて配設していたが、接地用メタライズ
導体層5aは、同じく図3に示すように、封止領域1b
の内側に位置する接地用メタライズ導体層5aから封止
領域1bに延出させて配設してもよいし、メタライズ金
属層4を接地用メタライズ導体層5aに電気的に接続さ
せるとともにこのメタライズ金属層4から封止領域1b
に延出させるようにして配設してもよい。また、絶縁基
体1の内部や裏面側に設けた接地用導体層から封止領域
1b内に導出させた貫通導体に接続することによって、
パッド状に形成して配設してもよい。Further, in the above-described embodiment, the ground metallized conductor layer 5a is provided so as to extend from the side surface of the insulating base to the sealing region 1b. Similarly, as shown in FIG. 3, the sealing region 1b
The metallized metal layer 4 may extend from the grounded metallized conductor layer 5a located inside the metallized metal to the sealing region 1b, or the metallized metal layer 4 may be electrically connected to the grounded metallized conductor layer 5a. Layer 4 to sealing region 1b
It may be disposed so as to extend to the outside. Further, by connecting to a through conductor led into the sealing region 1b from a grounding conductor layer provided inside or on the back side of the insulating base 1,
It may be formed in a pad shape and arranged.
【0039】[0039]
【発明の効果】本発明の半導体素子収納用パッケージに
よれば、封止領域の上面に枠状のセラミック厚膜を、封
止領域の一部に配設された接地用メタライズ導体層の一
部が封止領域内に露出するようにして被着させたことか
ら、このセラミック厚膜と導電性接着剤とが極めて強固
に接合させることができるとともに、封止領域内に露出
した接地用メタライズ導体層と金属製の蓋体とを導電性
接着剤を介して電気的に良好に接続させることができる
ため、封止信頼性が高く、かつ金属製の蓋体による電磁
シールド性に優れた半導体素子収納用パッケージを提供
することができる。According to the semiconductor device housing package of the present invention, a frame-shaped ceramic thick film is formed on the upper surface of the sealing region, and a part of the metallized conductor layer for grounding disposed in a part of the sealing region. The ceramic thick film and the conductive adhesive can be bonded very firmly because they are applied so as to be exposed in the sealing region, and the metallized conductor for grounding exposed in the sealing region A semiconductor element having high sealing reliability and excellent electromagnetic shielding properties by using a metal lid because the layer and the metal lid can be electrically connected well via a conductive adhesive. A storage package can be provided.
【図1】本発明の半導体素子収納用パッケージの実施の
形態の一例を示す斜視図である。FIG. 1 is a perspective view showing an example of an embodiment of a semiconductor device housing package of the present invention.
【図2】図1に示す半導体素子収納用パッケージの断面
図である。FIG. 2 is a cross-sectional view of the package for housing a semiconductor element shown in FIG. 1;
【図3】本発明の半導体素子収納用パッケージの他の実
施の形態の例における絶縁基体を示す斜視図である。FIG. 3 is a perspective view showing an insulating base in another embodiment of the semiconductor element housing package of the present invention.
【図4】従来の半導体素子収納用パッケージを示す斜視
図である。FIG. 4 is a perspective view showing a conventional semiconductor element storage package.
【図5】図4に示す半導体素子収納用パッケージの断面
図である。5 is a cross-sectional view of the package for housing a semiconductor element shown in FIG. 4;
1・・・・・・絶縁基体 1a・・・・・・搭載部 1b・・・・・・封止領域 2・・・・・・金属製の蓋体 3・・・・・・半導体素子 5・・・・・・メタライズ導体層 5a・・・・・・接地用メタライズ導体層 6・・・・・・導電性接着剤 7・・・・・・セラミック厚膜 7a・・・・・・狭幅部 7b・・・・・・開口部 DESCRIPTION OF SYMBOLS 1 ... Insulating base 1a ... Mounting part 1b ... Sealed area 2 ... Metal cover 3 ... Semiconductor element 5 ... Metallized conductor layer 5a ... Metallized conductor layer for grounding 6 ... Conductive adhesive 7 ... Ceramic thick film 7a ... Narrow Width portion 7b ... opening
Claims (2)
に、半導体素子が搭載される搭載部および該搭載部を取
り囲む枠状の封止領域ならびに該封止領域の一部に配設
された接地用メタライズ導体層を有し、金属製の蓋体が
前記封止領域に前記半導体素子を覆うようにして導電性
接着剤により接合され、前記半導体素子を封止するとと
もに前記接地用メタライズ導体層に電気的に接続される
半導体素子収納用パッケージであって、前記封止領域の
上面に、前記接地用メタライズ導体層の一部を前記封止
領域内に露出させる狭幅部または開口部を設けた枠状の
セラミック厚膜を被着せしめたことを特徴とする半導体
素子収納用パッケージ。1. A mounting portion on which a semiconductor element is mounted, a frame-shaped sealing region surrounding the mounting portion, and a ground metallization disposed in a part of the sealing region on an upper surface of an insulating base made of ceramics. A conductive lid, and a metal lid is bonded to the sealing region with a conductive adhesive so as to cover the semiconductor element, and seals the semiconductor element and electrically connects the grounded metallized conductive layer. A package having a narrow portion or an opening provided on the upper surface of the sealing region to expose a part of the metallized conductor layer for grounding in the sealing region. A semiconductor element storage package characterized by having a ceramic thick film applied thereon.
実質的に同一の材料から成り、その上面の中心線平均粗
さ(Ra)がRa≧0.65μmであることを特徴とする請
求項1記載の半導体素子収納用パッケージ。2. The ceramic thick film is made of substantially the same material as the insulating substrate, and has an upper surface having a center line average roughness (Ra) of Ra ≧ 0.65 μm. The package for housing a semiconductor element according to the above.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14869299A JP3873145B2 (en) | 1999-05-27 | 1999-05-27 | Package for storing semiconductor elements |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14869299A JP3873145B2 (en) | 1999-05-27 | 1999-05-27 | Package for storing semiconductor elements |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2005288176A Division JP4203501B2 (en) | 2005-09-30 | 2005-09-30 | Semiconductor device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2000340687A true JP2000340687A (en) | 2000-12-08 |
| JP3873145B2 JP3873145B2 (en) | 2007-01-24 |
Family
ID=15458475
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP14869299A Expired - Fee Related JP3873145B2 (en) | 1999-05-27 | 1999-05-27 | Package for storing semiconductor elements |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP3873145B2 (en) |
Cited By (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2005055317A1 (en) * | 2003-12-05 | 2005-06-16 | Matsushita Electric Industrial Co., Ltd. | Packaged electronic element and method of producing electronic element package |
| JP2006059872A (en) * | 2004-08-17 | 2006-03-02 | Murata Mfg Co Ltd | High frequency electronic components and transmitter / receiver |
| CN100440490C (en) * | 2003-12-05 | 2008-12-03 | 松下电器产业株式会社 | Packaged electronic component and method for manufacturing electronic component package |
| JP2009302248A (en) * | 2008-06-12 | 2009-12-24 | Mitsubishi Electric Corp | Electronic component package and its manufacturing method |
| US8617934B1 (en) | 2000-11-28 | 2013-12-31 | Knowles Electronics, Llc | Methods of manufacture of top port multi-part surface mount silicon condenser microphone packages |
| US8624386B1 (en) | 2000-11-28 | 2014-01-07 | Knowles Electronics, Llc | Bottom port multi-part surface mount silicon condenser microphone package |
| US9078063B2 (en) | 2012-08-10 | 2015-07-07 | Knowles Electronics, Llc | Microphone assembly with barrier to prevent contaminant infiltration |
| CN104952854A (en) * | 2010-08-26 | 2015-09-30 | 乾坤科技股份有限公司 | Electronic packaging structure and packaging method thereof |
| US9374643B2 (en) | 2011-11-04 | 2016-06-21 | Knowles Electronics, Llc | Embedded dielectric as a barrier in an acoustic device and method of manufacture |
| CN105873384A (en) * | 2015-02-10 | 2016-08-17 | 罗伯特·博世有限公司 | Housing and control unit having a housing |
| US9794661B2 (en) | 2015-08-07 | 2017-10-17 | Knowles Electronics, Llc | Ingress protection for reducing particle infiltration into acoustic chamber of a MEMS microphone package |
| JP2021019134A (en) * | 2019-07-22 | 2021-02-15 | アルプスアルパイン株式会社 | Electronic circuit module |
| JPWO2021210214A1 (en) * | 2020-04-17 | 2021-10-21 | ||
| CN115642131A (en) * | 2022-10-14 | 2023-01-24 | 南通大学 | Two-dimensional material heterojunction device |
-
1999
- 1999-05-27 JP JP14869299A patent/JP3873145B2/en not_active Expired - Fee Related
Cited By (46)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9040360B1 (en) | 2000-11-28 | 2015-05-26 | Knowles Electronics, Llc | Methods of manufacture of bottom port multi-part surface mount MEMS microphones |
| US8633064B1 (en) | 2000-11-28 | 2014-01-21 | Knowles Electronics, Llc | Methods of manufacture of top port multipart surface mount silicon condenser microphone package |
| US9061893B1 (en) | 2000-11-28 | 2015-06-23 | Knowles Electronics, Llc | Methods of manufacture of top port multi-part surface mount silicon condenser microphones |
| US9338560B1 (en) | 2000-11-28 | 2016-05-10 | Knowles Electronics, Llc | Top port multi-part surface mount silicon condenser microphone |
| US9156684B1 (en) | 2000-11-28 | 2015-10-13 | Knowles Electronics, Llc | Methods of manufacture of top port surface mount MEMS microphones |
| US8617934B1 (en) | 2000-11-28 | 2013-12-31 | Knowles Electronics, Llc | Methods of manufacture of top port multi-part surface mount silicon condenser microphone packages |
| US8624386B1 (en) | 2000-11-28 | 2014-01-07 | Knowles Electronics, Llc | Bottom port multi-part surface mount silicon condenser microphone package |
| US8624384B1 (en) | 2000-11-28 | 2014-01-07 | Knowles Electronics, Llc | Bottom port surface mount silicon condenser microphone package |
| US8624387B1 (en) | 2000-11-28 | 2014-01-07 | Knowles Electronics, Llc | Top port multi-part surface mount silicon condenser microphone package |
| US8624385B1 (en) | 2000-11-28 | 2014-01-07 | Knowles Electronics, Llc | Top port surface mount silicon condenser microphone package |
| US8623710B1 (en) | 2000-11-28 | 2014-01-07 | Knowles Electronics, Llc | Methods of manufacture of bottom port multi-part surface mount silicon condenser microphone packages |
| US8623709B1 (en) | 2000-11-28 | 2014-01-07 | Knowles Electronics, Llc | Methods of manufacture of top port surface mount silicon condenser microphone packages |
| US8629552B1 (en) | 2000-11-28 | 2014-01-14 | Knowles Electronics, Llc | Top port multi-part surface mount silicon condenser microphone package |
| US8629551B1 (en) | 2000-11-28 | 2014-01-14 | Knowles Electronics, Llc | Bottom port surface mount silicon condenser microphone package |
| US8629005B1 (en) | 2000-11-28 | 2014-01-14 | Knowles Electronics, Llc | Methods of manufacture of bottom port surface mount silicon condenser microphone packages |
| US9051171B1 (en) | 2000-11-28 | 2015-06-09 | Knowles Electronics, Llc | Bottom port surface mount MEMS microphone |
| US8652883B1 (en) | 2000-11-28 | 2014-02-18 | Knowles Electronics, Llc | Methods of manufacture of bottom port surface mount silicon condenser microphone packages |
| US8704360B1 (en) | 2000-11-28 | 2014-04-22 | Knowles Electronics, Llc | Top port surface mount silicon condenser microphone package |
| US8765530B1 (en) | 2000-11-28 | 2014-07-01 | Knowles Electronics, Llc | Methods of manufacture of top port surface mount silicon condenser microphone packages |
| US9006880B1 (en) | 2000-11-28 | 2015-04-14 | Knowles Electronics, Llc | Top port multi-part surface mount silicon condenser microphone |
| US9024432B1 (en) | 2000-11-28 | 2015-05-05 | Knowles Electronics, Llc | Bottom port multi-part surface mount MEMS microphone |
| US9023689B1 (en) | 2000-11-28 | 2015-05-05 | Knowles Electronics, Llc | Top port multi-part surface mount MEMS microphone |
| US9150409B1 (en) | 2000-11-28 | 2015-10-06 | Knowles Electronics, Llc | Methods of manufacture of bottom port surface mount MEMS microphones |
| US9148731B1 (en) | 2000-11-28 | 2015-09-29 | Knowles Electronics, Llc | Top port surface mount MEMS microphone |
| US9139421B1 (en) | 2000-11-28 | 2015-09-22 | Knowles Electronics, Llc | Top port surface mount MEMS microphone |
| US9067780B1 (en) | 2000-11-28 | 2015-06-30 | Knowles Electronics, Llc | Methods of manufacture of top port surface mount MEMS microphones |
| US9139422B1 (en) | 2000-11-28 | 2015-09-22 | Knowles Electronics, Llc | Bottom port surface mount MEMS microphone |
| US9096423B1 (en) | 2000-11-28 | 2015-08-04 | Knowles Electronics, Llc | Methods of manufacture of top port multi-part surface mount MEMS microphones |
| US9133020B1 (en) | 2000-11-28 | 2015-09-15 | Knowles Electronics, Llc | Methods of manufacture of bottom port surface mount MEMS microphones |
| US7692292B2 (en) | 2003-12-05 | 2010-04-06 | Panasonic Corporation | Packaged electronic element and method of producing electronic element package |
| CN100440490C (en) * | 2003-12-05 | 2008-12-03 | 松下电器产业株式会社 | Packaged electronic component and method for manufacturing electronic component package |
| WO2005055317A1 (en) * | 2003-12-05 | 2005-06-16 | Matsushita Electric Industrial Co., Ltd. | Packaged electronic element and method of producing electronic element package |
| JP2006059872A (en) * | 2004-08-17 | 2006-03-02 | Murata Mfg Co Ltd | High frequency electronic components and transmitter / receiver |
| JP2009302248A (en) * | 2008-06-12 | 2009-12-24 | Mitsubishi Electric Corp | Electronic component package and its manufacturing method |
| CN104952854B (en) * | 2010-08-26 | 2018-07-17 | 乾坤科技股份有限公司 | Electronic packaging structure and packaging method thereof |
| CN104952854A (en) * | 2010-08-26 | 2015-09-30 | 乾坤科技股份有限公司 | Electronic packaging structure and packaging method thereof |
| US9374643B2 (en) | 2011-11-04 | 2016-06-21 | Knowles Electronics, Llc | Embedded dielectric as a barrier in an acoustic device and method of manufacture |
| US9078063B2 (en) | 2012-08-10 | 2015-07-07 | Knowles Electronics, Llc | Microphone assembly with barrier to prevent contaminant infiltration |
| CN105873384A (en) * | 2015-02-10 | 2016-08-17 | 罗伯特·博世有限公司 | Housing and control unit having a housing |
| US9794661B2 (en) | 2015-08-07 | 2017-10-17 | Knowles Electronics, Llc | Ingress protection for reducing particle infiltration into acoustic chamber of a MEMS microphone package |
| JP2021019134A (en) * | 2019-07-22 | 2021-02-15 | アルプスアルパイン株式会社 | Electronic circuit module |
| JP7382750B2 (en) | 2019-07-22 | 2023-11-17 | アルプスアルパイン株式会社 | electronic circuit module |
| JPWO2021210214A1 (en) * | 2020-04-17 | 2021-10-21 | ||
| WO2021210214A1 (en) * | 2020-04-17 | 2021-10-21 | 株式会社村田製作所 | Piezoelectric vibrator and method for manufacturing same |
| JP7497754B2 (en) | 2020-04-17 | 2024-06-11 | 株式会社村田製作所 | Piezoelectric vibrator and its manufacturing method |
| CN115642131A (en) * | 2022-10-14 | 2023-01-24 | 南通大学 | Two-dimensional material heterojunction device |
Also Published As
| Publication number | Publication date |
|---|---|
| JP3873145B2 (en) | 2007-01-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3873145B2 (en) | Package for storing semiconductor elements | |
| JPH11126847A (en) | Electronic component storage package | |
| JP3210835B2 (en) | Package for storing semiconductor elements | |
| JP2851732B2 (en) | Electronic component storage package | |
| JP4203501B2 (en) | Semiconductor device | |
| JP3464138B2 (en) | Electronic component storage package | |
| JP3464136B2 (en) | Electronic component storage package | |
| JP3464137B2 (en) | Electronic component storage package | |
| JP2746813B2 (en) | Package for storing semiconductor elements | |
| JP3420362B2 (en) | Semiconductor device mounting structure | |
| JP2813073B2 (en) | Package for storing semiconductor elements | |
| JP2813072B2 (en) | Package for storing semiconductor elements | |
| JP2746802B2 (en) | Semiconductor device | |
| JP3176246B2 (en) | Package for storing semiconductor elements | |
| JP3297603B2 (en) | Package for storing semiconductor elements | |
| JP2813074B2 (en) | Package for storing semiconductor elements | |
| JP3181011B2 (en) | Package for storing semiconductor elements | |
| JP2784129B2 (en) | Package for storing semiconductor elements | |
| JPH09162337A (en) | Package for storing semiconductor elements | |
| JPH08316366A (en) | Package for storing semiconductor devices | |
| JPH0982825A (en) | Package for storing semiconductor devices | |
| JPH1167950A (en) | Electronic component storage package | |
| JPH0922958A (en) | Manufacturing method of semiconductor device storage package | |
| JPH0888449A (en) | Ceramic wiring board | |
| JP2003046024A (en) | Wiring board |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20040212 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20040224 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20040409 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20050802 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20050930 |
|
| A911 | Transfer to examiner for re-examination before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20051011 |
|
| A912 | Re-examination (zenchi) completed and case transferred to appeal board |
Free format text: JAPANESE INTERMEDIATE CODE: A912 Effective date: 20051111 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20061004 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20101102 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20101102 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111102 Year of fee payment: 5 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111102 Year of fee payment: 5 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121102 Year of fee payment: 6 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121102 Year of fee payment: 6 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20131102 Year of fee payment: 7 |
|
| LAPS | Cancellation because of no payment of annual fees |