[go: up one dir, main page]

IT1145730B - Sistema di elaborazione di dati con dispositivo di controllo delle interruzioni di programma - Google Patents

Sistema di elaborazione di dati con dispositivo di controllo delle interruzioni di programma

Info

Publication number
IT1145730B
IT1145730B IT68475/81A IT6847581A IT1145730B IT 1145730 B IT1145730 B IT 1145730B IT 68475/81 A IT68475/81 A IT 68475/81A IT 6847581 A IT6847581 A IT 6847581A IT 1145730 B IT1145730 B IT 1145730B
Authority
IT
Italy
Prior art keywords
control device
data processing
processing system
interruption control
program interruption
Prior art date
Application number
IT68475/81A
Other languages
English (en)
Other versions
IT8168475A0 (it
Inventor
Franco Bonci
Original Assignee
Olivetti & Co Spa
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Olivetti & Co Spa filed Critical Olivetti & Co Spa
Priority to IT68475/81A priority Critical patent/IT1145730B/it
Publication of IT8168475A0 publication Critical patent/IT8168475A0/it
Priority to DE8282305668T priority patent/DE3278515D1/de
Priority to EP82305668A priority patent/EP0079698B1/en
Priority to US06/437,322 priority patent/US4615019A/en
Priority to JP57199647A priority patent/JPS58139255A/ja
Application granted granted Critical
Publication of IT1145730B publication Critical patent/IT1145730B/it
Priority to US07/093,139 priority patent/US4748586A/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/32—Handling requests for interconnection or transfer for access to input/output bus using combination of interrupt and burst mode transfer
    • G06F13/34—Handling requests for interconnection or transfer for access to input/output bus using combination of interrupt and burst mode transfer with priority control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
IT68475/81A 1981-11-13 1981-11-13 Sistema di elaborazione di dati con dispositivo di controllo delle interruzioni di programma IT1145730B (it)

Priority Applications (6)

Application Number Priority Date Filing Date Title
IT68475/81A IT1145730B (it) 1981-11-13 1981-11-13 Sistema di elaborazione di dati con dispositivo di controllo delle interruzioni di programma
DE8282305668T DE3278515D1 (en) 1981-11-13 1982-10-26 Data processing system with apparatus for controlling program interrupts
EP82305668A EP0079698B1 (en) 1981-11-13 1982-10-26 Data processing system with apparatus for controlling program interrupts
US06/437,322 US4615019A (en) 1981-11-13 1982-10-28 Data processing system with interrupt facilities
JP57199647A JPS58139255A (ja) 1981-11-13 1982-11-13 デ−タ処理システム
US07/093,139 US4748586A (en) 1981-11-13 1987-09-02 Data processing system with interrupt facilities

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT68475/81A IT1145730B (it) 1981-11-13 1981-11-13 Sistema di elaborazione di dati con dispositivo di controllo delle interruzioni di programma

Publications (2)

Publication Number Publication Date
IT8168475A0 IT8168475A0 (it) 1981-11-13
IT1145730B true IT1145730B (it) 1986-11-05

Family

ID=11309527

Family Applications (1)

Application Number Title Priority Date Filing Date
IT68475/81A IT1145730B (it) 1981-11-13 1981-11-13 Sistema di elaborazione di dati con dispositivo di controllo delle interruzioni di programma

Country Status (5)

Country Link
US (2) US4615019A (it)
EP (1) EP0079698B1 (it)
JP (1) JPS58139255A (it)
DE (1) DE3278515D1 (it)
IT (1) IT1145730B (it)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2173929A (en) * 1985-04-20 1986-10-22 Itt Ind Ltd Computer systems
US4837677A (en) 1985-06-14 1989-06-06 International Business Machines Corporation Multiple port service expansion adapter for a communications controller
US4716523A (en) 1985-06-14 1987-12-29 International Business Machines Corporation Multiple port integrated DMA and interrupt controller and arbitrator
US4751634A (en) * 1985-06-14 1988-06-14 International Business Machines Corporation Multiple port communications adapter apparatus
USRE36462E (en) * 1986-01-16 1999-12-21 International Business Machines Corporation Method to control paging subsystem processing in virtual memory data processing system during execution of critical code sections
US4817037A (en) * 1987-02-13 1989-03-28 International Business Machines Corporation Data processing system with overlap bus cycle operations
JPH0679305B2 (ja) * 1987-05-01 1994-10-05 ディジタル イクイプメント コーポレーション 保留バスを用いて割り込みに応じる装置及び方法
AU604345B2 (en) * 1987-05-01 1990-12-13 Digital Equipment Corporation Interrupting node for providing interrupt requests to a pended bus
US4953072A (en) * 1987-05-01 1990-08-28 Digital Equipment Corporation Node for servicing interrupt request messages on a pended bus
DE3740290C2 (de) * 1987-11-27 1997-01-16 Licentia Gmbh Vorrichtung zum Steuern und/oder Regeln von Prozessen
US5301283A (en) * 1992-04-16 1994-04-05 Digital Equipment Corporation Dynamic arbitration for system bus control in multiprocessor data processing system
US5553248A (en) * 1992-10-02 1996-09-03 Compaq Computer Corporation System for awarding the highest priority to a microprocessor releasing a system bus after aborting a locked cycle upon detecting a locked retry signal
US5437042A (en) * 1992-10-02 1995-07-25 Compaq Computer Corporation Arrangement of DMA, interrupt and timer functions to implement symmetrical processing in a multiprocessor computer system
US5535395A (en) * 1992-10-02 1996-07-09 Compaq Computer Corporation Prioritization of microprocessors in multiprocessor computer systems
US5553310A (en) * 1992-10-02 1996-09-03 Compaq Computer Corporation Split transactions and pipelined arbitration of microprocessors in multiprocessing computer systems
US5594925A (en) * 1993-01-05 1997-01-14 Texas Instruments Incorporated Method and apparatus determining order and identity of subunits by inputting bit signals during first clock period and reading configuration signals during second clock period
JPH07105175A (ja) * 1993-10-08 1995-04-21 Nec Corp マイクロコンピュータ
JP3242508B2 (ja) * 1993-11-05 2001-12-25 松下電器産業株式会社 マイクロコンピュータ
JPH0969047A (ja) 1995-09-01 1997-03-11 Sony Corp Ｒｉｓｃ型マイクロプロセッサおよび情報処理装置
US6023743A (en) 1997-06-10 2000-02-08 International Business Machines Corporation System and method for arbitrating interrupts on a daisy chained architected bus

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1397438A (en) * 1971-10-27 1975-06-11 Ibm Data processing system
US3944985A (en) * 1973-10-19 1976-03-16 Texas Instruments Incorporated Workspace addressing system
US4025904A (en) * 1973-10-19 1977-05-24 Texas Instruments Incorporated Programmed allocation of computer memory workspace
IT1002275B (it) * 1973-12-27 1976-05-20 Honeywell Inf Systems Sistema di elaborazione dati a piu canali di ingresso uscita a risorse orientate per livelli di servizio distinti e interrompi bili
US4159516A (en) * 1976-03-23 1979-06-26 Texas Instruments Incorporated Input/output controller having selectable timing and maskable interrupt generation
US4090238A (en) * 1976-10-04 1978-05-16 Rca Corporation Priority vectored interrupt using direct memory access
US4250546A (en) * 1978-07-31 1981-02-10 Motorola, Inc. Fast interrupt method
US4200912A (en) * 1978-07-31 1980-04-29 Motorola, Inc. Processor interrupt system
JPS5553722A (en) * 1978-10-17 1980-04-19 Toshiba Corp Priority control system
JPS55121552A (en) * 1979-03-13 1980-09-18 Mitsubishi Electric Corp Processing request control system
US4400694A (en) * 1979-12-03 1983-08-23 Wong Raphael W H Microprocessor base for monitor/control of communications facilities
BE887134A (fr) * 1979-12-14 1981-05-14 Gte Automatic Electric Lab Inc Circuit expanseur d'interruption
US4332011A (en) * 1980-03-17 1982-05-25 Cambridge Telecommunications, Inc. Data processing arrangement including multiple groups of I/O devices with priority between groups and within each group
JPS56129932A (en) * 1980-03-18 1981-10-12 Toshiba Corp Information processing system
US4365294A (en) * 1980-04-10 1982-12-21 Nizdorf Computer Corporation Modular terminal system using a common bus
US4414624A (en) * 1980-11-19 1983-11-08 The United States Of America As Represented By The Secretary Of The Navy Multiple-microcomputer processing
US4435780A (en) * 1981-06-16 1984-03-06 International Business Machines Corporation Separate stack areas for plural processes

Also Published As

Publication number Publication date
EP0079698A3 (en) 1985-05-22
US4615019A (en) 1986-09-30
IT8168475A0 (it) 1981-11-13
EP0079698A2 (en) 1983-05-25
US4748586A (en) 1988-05-31
DE3278515D1 (en) 1988-06-23
JPS58139255A (ja) 1983-08-18
EP0079698B1 (en) 1988-05-18

Similar Documents

Publication Publication Date Title
IT1145730B (it) Sistema di elaborazione di dati con dispositivo di controllo delle interruzioni di programma
ES491299A0 (es) Sistema de control de computadora
ES507355A0 (es) Sistema de proceso de datos.
IT1206331B (it) Architettura di sistema di elaborazione dati.
ES523749A0 (es) Sistema de proceso de datos.
ES522470A0 (es) Sistema controlado por programa.
ES493800A0 (es) Un sistema de tratamiento de datos perfeccionado
ES523748A0 (es) Sistema de control de traduccion de direcciones en un sistema de proceso de datos.
BR8203488A (pt) Sistema computador
ES518824A0 (es) Un dispositivo de control de busqueda en un procesador de un sistema de tratamiento de datos.
MX151348A (es) Mejoras a sistema de control para un procesamiento industrial con unidades de control distantes
IT8225039A0 (it) Sistema digitale di controllo del guadagno.
ES523596A0 (es) Sistema de procesado de datos.
IT7968835A0 (it) Sistema di elaborazione di dati multiprocessore
IT1152380B (it) Dispositivo di comando per un sistema di dosaggio del carburante
IT8423120A0 (it) Dispositivo di comando meccanico a cavo con sistema di regolazione preliminare.
NO163344C (no) Styreventil.
IT8223401A0 (it) Sistema per guidare e fissare ferramenta.
IT1140489B (it) Sistema di elaborazione dei dati,decentrato e a struttura modulare
IT8348751A0 (it) Sistema di controllo di dati per scopi generali
ES523750A0 (es) Sistema de control de memoria de historial en un sistema de proceso de datos.
ES520707A0 (es) Dispositivo de descodificacion de textos de control extendidos en la unidad central de tratamiento de un sistema de computador.
IT1130159B (it) Impianto di dati per applicazioni di rilevazione automatica di flusso
IT8248710A0 (it) Sistema di mappatura selettiva per elaboratori di dati
IT1192335B (it) Sistema di elaborazione dati numerici

Legal Events

Date Code Title Description
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19971129