[go: up one dir, main page]

IT1051350B - Sistema di temporizzazione tripli to per impianti duplicati conte nenti circuiti logici - Google Patents

Sistema di temporizzazione tripli to per impianti duplicati conte nenti circuiti logici

Info

Publication number
IT1051350B
IT1051350B IT70005/75A IT7000575A IT1051350B IT 1051350 B IT1051350 B IT 1051350B IT 70005/75 A IT70005/75 A IT 70005/75A IT 7000575 A IT7000575 A IT 7000575A IT 1051350 B IT1051350 B IT 1051350B
Authority
IT
Italy
Prior art keywords
nenti
conte
triple
logic circuits
timing system
Prior art date
Application number
IT70005/75A
Other languages
English (en)
Inventor
F Melindo
P Belforte
Original Assignee
Cselt Centro Studi Lab Telecom
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cselt Centro Studi Lab Telecom filed Critical Cselt Centro Studi Lab Telecom
Priority to IT70005/75A priority Critical patent/IT1051350B/it
Priority to GB50865/76A priority patent/GB1565850A/en
Priority to DE2655443A priority patent/DE2655443C3/de
Priority to US05/748,774 priority patent/US4096396A/en
Application granted granted Critical
Publication of IT1051350B publication Critical patent/IT1051350B/it

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0079—Receiver details
    • H04L7/0083—Receiver details taking measures against momentary loss of synchronisation, e.g. inhibiting the synchronisation, using idle words or using redundant clocks

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Monitoring And Testing Of Exchanges (AREA)
IT70005/75A 1975-12-09 1975-12-09 Sistema di temporizzazione tripli to per impianti duplicati conte nenti circuiti logici IT1051350B (it)

Priority Applications (4)

Application Number Priority Date Filing Date Title
IT70005/75A IT1051350B (it) 1975-12-09 1975-12-09 Sistema di temporizzazione tripli to per impianti duplicati conte nenti circuiti logici
GB50865/76A GB1565850A (en) 1975-12-09 1976-12-06 Timing signal generating systems
DE2655443A DE2655443C3 (de) 1975-12-09 1976-12-07 Vervielfachte Zeitsteuerung zum Erzeugen von Zeitsignalen für Installationen mit signalverarbeitenden Schaltungen
US05/748,774 US4096396A (en) 1975-12-09 1976-12-08 Chronometric system with several synchronized time-base units

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT70005/75A IT1051350B (it) 1975-12-09 1975-12-09 Sistema di temporizzazione tripli to per impianti duplicati conte nenti circuiti logici

Publications (1)

Publication Number Publication Date
IT1051350B true IT1051350B (it) 1981-04-21

Family

ID=11313278

Family Applications (1)

Application Number Title Priority Date Filing Date
IT70005/75A IT1051350B (it) 1975-12-09 1975-12-09 Sistema di temporizzazione tripli to per impianti duplicati conte nenti circuiti logici

Country Status (4)

Country Link
US (1) US4096396A (it)
DE (1) DE2655443C3 (it)
GB (1) GB1565850A (it)
IT (1) IT1051350B (it)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2390856A1 (fr) * 1977-05-10 1978-12-08 Lannionnais Electronique Base de temps
DE2737713C2 (de) * 1977-08-22 1983-09-29 Siemens AG, 1000 Berlin und 8000 München Zeitmultiplex-Digital-Vermittlungsanlage, insbesondere PCM-Fernsprechvermittlungsanlage, mit doppelt vorgesehenen Koppelfeldeinrichtungen
IT1218908B (it) * 1978-07-28 1990-04-24 Sits Soc It Telecom Siemens Disposizione circuitale per l'allineamento di due o piu' catene di conteggio
US4373201A (en) * 1980-11-28 1983-02-08 Honeywell Inc. Fail safe digital timer
US4644498A (en) * 1983-04-04 1987-02-17 General Electric Company Fault-tolerant real time clock
DE3523551A1 (de) * 1985-07-02 1987-01-15 Heidenhain Gmbh Dr Johannes Verfahren zur synchronisierung von rechtecksignalen
GB2178926A (en) * 1985-08-09 1987-02-18 Plessey Co Plc Clock signal selection and security arrangements
US4788670A (en) * 1987-08-18 1988-11-29 Siemens Aktiengesellschaft Clock voltage supply
DE3732962C1 (de) * 1987-09-30 1989-01-12 Heidenhain Gmbh Dr Johannes Auswerteschaltung fuer Rechtecksignale
US4979191A (en) * 1989-05-17 1990-12-18 The Boeing Company Autonomous N-modular redundant fault tolerant clock system
JP3322893B2 (ja) * 1991-09-30 2002-09-09 エヌイーシーマイクロシステム株式会社 マイクロコンピュータ
US5515403A (en) * 1994-06-21 1996-05-07 Dsc Communications Corporation Apparatus and method for clock alignment and switching

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3044065A (en) * 1957-08-05 1962-07-10 Sperry Rand Corp Electronic programming means for synchronizing a plurality of remotely located similar means
US3329905A (en) * 1964-05-21 1967-07-04 Gen Dynamics Corp High speed switchover circuit
US3350580A (en) * 1965-11-30 1967-10-31 Sperry Rand Corp Monitor employing logic gate and counter to indicate normal pulse-train failure after predetermined time interval
US3522455A (en) * 1967-07-27 1970-08-04 Bendix Corp Method and means of synchronizing timing pulses of a three channel triplicated system
US3564448A (en) * 1968-11-13 1971-02-16 Westinghouse Electric Corp Redundant oscillator system
DE2059797B1 (de) * 1970-12-04 1972-05-25 Siemens Ag Taktversorgungsanlage
US3956704A (en) * 1971-07-07 1976-05-11 General Electric Company Pulse generating means

Also Published As

Publication number Publication date
US4096396A (en) 1978-06-20
DE2655443C3 (de) 1979-06-07
DE2655443B2 (de) 1978-10-12
GB1565850A (en) 1980-04-23
DE2655443A1 (de) 1977-07-07

Similar Documents

Publication Publication Date Title
SE400843B (sv) Elektronisk taxameter for linjetaxisystem
IT1022232B (it) Perfezionamento ai circuiti di sincronizzazione
IT1096483B (it) Sistema modulare per la realizzazione di circuiti logici pneumatici
IT1051350B (it) Sistema di temporizzazione tripli to per impianti duplicati conte nenti circuiti logici
IT1014817B (it) Struttura di connettore particolar mente per pannelli per circuiti stampati
AT323252B (de) Schaltungen zur hochspannungserzeugung
BE774673A (fr) Derives de phenylalanine
IT1027875B (it) Sistema di calcolo perfezionato
AT305891B (de) Schienentransportanlage
IT963462B (it) Sistema limitatore di larghezza di impulsi per circuiti invertitori
BG20376A3 (bg) Метод за получаване на производни на меламина
BG17579A3 (bg) Метод за получаване на имидазолиди - нови производни
BE745208A (fr) Systeme de coffrage
IE34040B1 (en) Improvements to selection systems for electrical circuits
BE745780A (fr) Systeme de production de signaux sequentiels
BE774675A (fr) Derives de phenylalanine
AT295323B (de) Greifersystem
IT1043901B (it) Elemento di mancyra per impianti elettronici
SU430552A3 (ru) Способ получения производных бензодиазепина
IT1055336B (it) Disposizione circuitale per comandare impianti di trasmissione di da in semiduplex
IT982636B (it) Sistema per provare il corretto funzionamento di circuiti logici
CH542860A (de) Benzodiazepin-Derivate
IT981256B (it) Sistema di sbarre collettrici per impianti elettrici interni
SE383091B (sv) Anordning vid inredningssystem
FI51644C (fi) Releistö

Legal Events

Date Code Title Description
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19931020