[go: up one dir, main page]

HUP0001273A2 - A scalable low-latency switch, interconnect apparatus, interconnect structure and method - Google Patents

A scalable low-latency switch, interconnect apparatus, interconnect structure and method

Info

Publication number
HUP0001273A2
HUP0001273A2 HU0001273A HUP0001273A HUP0001273A2 HU P0001273 A2 HUP0001273 A2 HU P0001273A2 HU 0001273 A HU0001273 A HU 0001273A HU P0001273 A HUP0001273 A HU P0001273A HU P0001273 A2 HUP0001273 A2 HU P0001273A2
Authority
HU
Hungary
Prior art keywords
message
nodes
interconnect
several
levels
Prior art date
Application number
HU0001273A
Other languages
Hungarian (hu)
Inventor
John E Hesse
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US09/009,703 external-priority patent/US6289021B1/en
Application filed filed Critical
Publication of HUP0001273A2 publication Critical patent/HUP0001273A2/en
Publication of HUP0001273A3 publication Critical patent/HUP0001273A3/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/15—Interconnection of switching modules
    • H04L49/1553—Interconnection of ATM switching modules, e.g. ATM switching fabrics
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/20—Support for services
    • H04L49/201—Multicast operation; Broadcast operation
    • H04L49/203—ATM switching fabrics with multicast or broadcast capabilities
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/25—Routing or path finding in a switch fabric
    • H04L49/256—Routing or path finding in ATM switching fabrics
    • H04L49/257—Cut-through or wormhole routing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/35—Switches specially adapted for specific applications
    • H04L49/351—Switches specially adapted for specific applications for local area network [LAN], e.g. Ethernet switches
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5638—Services, e.g. multimedia, GOS, QOS
    • H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
    • H04L2012/5651—Priority, marking, classes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5638—Services, e.g. multimedia, GOS, QOS
    • H04L2012/5665—Interaction of ATM with other protocols
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5678—Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management
    • H04L2012/5681—Buffer or queue management

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Multi Processors (AREA)

Abstract

The apparatus comprises nodes and interconnect lines in an interconnect structure selectively coupling the nodes in a hierarchical multiple level structure which includes several J+1 levels in a hierarchy of levels from lowest 0 to highest j. The interconnect sends several multiple bit messages entering unsorted via several input ports. An individual message (M) is self routed and moves through the nodes using wormhole routing where only a portion of a message are in transit between two nodes. The message extends among multiple nodes with the individual message moving in several ways sufficient for the message to exit the structure from an output port designated by the message.
HU0001273A 1998-01-20 1998-01-22 A scalable low-latency switch, interconnect apparatus, interconnect structure and method HUP0001273A3 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/009,703 US6289021B1 (en) 1997-01-24 1998-01-20 Scaleable low-latency switch for usage in an interconnect structure

Publications (2)

Publication Number Publication Date
HUP0001273A2 true HUP0001273A2 (en) 2000-07-28
HUP0001273A3 HUP0001273A3 (en) 2000-09-28

Family

ID=21739229

Family Applications (1)

Application Number Title Priority Date Filing Date
HU0001273A HUP0001273A3 (en) 1998-01-20 1998-01-22 A scalable low-latency switch, interconnect apparatus, interconnect structure and method

Country Status (3)

Country Link
HU (1) HUP0001273A3 (en)
MY (1) MY128737A (en)
TW (1) TW527798B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DK2842313T3 (en) 2012-04-13 2017-01-23 Ge Video Compression Llc Scalable data stream and network device
CN104685893B (en) 2012-06-29 2019-08-13 Ge视频压缩有限责任公司 Coding, decoding, transmission method and encoder, the decoder of video data stream

Also Published As

Publication number Publication date
TW527798B (en) 2003-04-11
HUP0001273A3 (en) 2000-09-28
MY128737A (en) 2007-02-28

Similar Documents

Publication Publication Date Title
Melen et al. Nonblocking multirate networks
EP0761071B1 (en) Optical telecommunications network
WO2005017662A3 (en) Methods and apparatus for switching fibre channel arbitrated loop systems
AU5137000A (en) Fabric router with flit caching
DE69804131D1 (en) MECHANISM TO LOOK UP A ROUTER TABLE
NZ512979A (en) Interconnect system switch allowing for priority wormhole routing between nodes and direct messaging to a chosen node
WO2002041663A3 (en) Non-blocking, scalable optical router architecture and method
JPH11510335A (en) Packet routing
DE69636165D1 (en) MULTILAYER MINIMALLOGIC NETWORK
DE60131380D1 (en) SEGMENTATION AND REPRODUCTION OF DATA FRAMES
Karol et al. Using a packet switch for circuit-switched traffic: A queueing system with periodic input traffic
Varvarigos The" packing" and the" scheduling packet" switch architectures for almost all-optical lossless networks
HUP0001273A2 (en) A scalable low-latency switch, interconnect apparatus, interconnect structure and method
BR0309328A (en) intelligent controlled shared memory switching system
Pande et al. Switch-based interconnect architecture for future systems on chip
US4922246A (en) Message merging device
JP3077647B2 (en) Concentrator type ATM switch system
CA2426428A1 (en) Scaleable wormhole-routing concentrator
Lee et al. BNB self-routing permutation network.
KR100333946B1 (en) Radix-2 tree ATM switch network for muticasting
Jia et al. An efficient admission control method of real-time multicast connections in wide area networks
SE9803419D0 (en) Device for routing data packets in a DTM network
KR970049736A (en) Cluster Connection Architecture Using Crossbar Switch in Parallel Processing Computer System
Kibar et al. High-speed 2-D CMOS designs of bypass-and-exchange switch arrays for free-space optoelectronic MINs
Fayoumi et al. Performance evaluation of an all-optical ShuffleNet using optical buffering and deflection routing

Legal Events

Date Code Title Description
FD9A Lapse of provisional protection due to non-payment of fees