[go: up one dir, main page]

HK1017115A1 - Cache enabling architecture - Google Patents

Cache enabling architecture

Info

Publication number
HK1017115A1
HK1017115A1 HK99102170A HK99102170A HK1017115A1 HK 1017115 A1 HK1017115 A1 HK 1017115A1 HK 99102170 A HK99102170 A HK 99102170A HK 99102170 A HK99102170 A HK 99102170A HK 1017115 A1 HK1017115 A1 HK 1017115A1
Authority
HK
Hong Kong
Prior art keywords
cache enabling
enabling architecture
architecture
cache
enabling
Prior art date
Application number
HK99102170A
Inventor
Xavier Lebegue
Rainier Schweer
Original Assignee
Thomson Brandt Gmbh
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from EP97115527A external-priority patent/EP0901077A1/en
Application filed by Thomson Brandt Gmbh filed Critical Thomson Brandt Gmbh
Publication of HK1017115A1 publication Critical patent/HK1017115A1/en

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • G06F13/4286Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using a handshaking protocol, e.g. RS232C link
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0866Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches for peripheral storage systems, e.g. disk cache
    • G06F12/0873Mapping of cache memory to specific storage devices or parts thereof
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601Interfaces specially adapted for storage systems
    • G06F3/0668Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671In-line storage system
    • G06F3/0673Single storage device
    • G06F3/0674Disk device
    • G06F3/0676Magnetic disk device
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2213/00Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F2213/0012High speed serial bus, e.g. IEEE P1394

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
HK99102170A 1997-09-08 1999-05-17 Cache enabling architecture HK1017115A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US5845297P 1997-09-08 1997-09-08
EP97115527A EP0901077A1 (en) 1997-09-08 1997-09-08 Cache enabling architecture

Publications (1)

Publication Number Publication Date
HK1017115A1 true HK1017115A1 (en) 1999-11-12

Family

ID=26145768

Family Applications (1)

Application Number Title Priority Date Filing Date
HK99102170A HK1017115A1 (en) 1997-09-08 1999-05-17 Cache enabling architecture

Country Status (7)

Country Link
JP (1) JPH11167469A (en)
KR (1) KR100580933B1 (en)
CN (1) CN1119749C (en)
HK (1) HK1017115A1 (en)
ID (1) ID20659A (en)
MY (1) MY118599A (en)
SG (1) SG70114A1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101403982B (en) * 2008-11-03 2011-07-20 华为技术有限公司 Task distribution method, system for multi-core processor

Also Published As

Publication number Publication date
KR19990029463A (en) 1999-04-26
CN1211008A (en) 1999-03-17
ID20659A (en) 1999-02-11
MY118599A (en) 2004-12-31
JPH11167469A (en) 1999-06-22
SG70114A1 (en) 2000-01-25
KR100580933B1 (en) 2006-10-24
CN1119749C (en) 2003-08-27

Similar Documents

Publication Publication Date Title
PL335999A1 (en) Substituted 3-cyanoquinolines
AP2000001795A0 (en) Substituted 4-aminothiazol-2-yol
TW500258U (en) Soi-mosfet
GB9710773D0 (en) Cytofunnel arrangement
SG72879A1 (en) Chipcard-contacting unit
GB9705787D0 (en) Modified dendroaspins
GB9727518D0 (en) Use
PL334546A1 (en) Substituted 4-benzoylpyrazoles
SG70114A1 (en) Cache enabling architecture
GB2329418B (en) Stays
GB2331123B (en) Stays
IL133261A0 (en) Substituted naphthropyrans
ZA985761B (en) Substituted aryluracils
GB9720096D0 (en) Stays
GB2330622B (en) Stays
PL107042U1 (en) Cornet
CA80851S (en) Thermomter
CA80910S (en) Aeroglisseur
CA79884S (en) Moniitor
CA80915S (en) Elbow-rest
CA82218S (en) Sports-glasses
CA81694S (en) Tape-rule
PL319313A1 (en) Multiple-stop mechanism
PL341280A1 (en) Substituted beta-alanines
GB9722452D0 (en) Stays

Legal Events

Date Code Title Description
PF Patent in force
PC Patent ceased (i.e. patent has lapsed due to the failure to pay the renewal fee)

Effective date: 20160904