[go: up one dir, main page]

HK1001078A1 - Apparatus for queuing requests and replies on a pipelined packet bus - Google Patents

Apparatus for queuing requests and replies on a pipelined packet bus Download PDF

Info

Publication number
HK1001078A1
HK1001078A1 HK97102460A HK97102460A HK1001078A1 HK 1001078 A1 HK1001078 A1 HK 1001078A1 HK 97102460 A HK97102460 A HK 97102460A HK 97102460 A HK97102460 A HK 97102460A HK 1001078 A1 HK1001078 A1 HK 1001078A1
Authority
HK
Hong Kong
Prior art keywords
send
receive
track
slots
requests
Prior art date
Application number
HK97102460A
Other languages
English (en)
Chinese (zh)
Other versions
HK1001078B (en
Inventor
S Myers Mark
Riggs Eileen
Original Assignee
Intel Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corporation filed Critical Intel Corporation
Publication of HK1001078B publication Critical patent/HK1001078B/xx
Publication of HK1001078A1 publication Critical patent/HK1001078A1/xx

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Multi Processors (AREA)
  • Communication Control (AREA)
  • Bus Control (AREA)
  • Information Transfer Systems (AREA)
HK97102460A 1988-10-14 1997-12-16 Apparatus for queuing requests and replies on a pipelined packet bus HK1001078A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US07/257,857 US5050066A (en) 1988-10-14 1988-10-14 Apparatus with a single memory and a plurality of queue counters for queuing requests and replies on a pipelined packet bus
US257857 1988-10-14

Publications (2)

Publication Number Publication Date
HK1001078B HK1001078B (en) 1998-05-22
HK1001078A1 true HK1001078A1 (en) 1998-05-22

Family

ID=22978066

Family Applications (1)

Application Number Title Priority Date Filing Date
HK97102460A HK1001078A1 (en) 1988-10-14 1997-12-16 Apparatus for queuing requests and replies on a pipelined packet bus

Country Status (7)

Country Link
US (1) US5050066A (xx)
JP (1) JPH02211572A (xx)
KR (1) KR960006504B1 (xx)
DE (1) DE3933361A1 (xx)
FR (1) FR2637997A1 (xx)
GB (1) GB2224419B (xx)
HK (1) HK1001078A1 (xx)

Families Citing this family (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5239634A (en) * 1989-09-21 1993-08-24 Digital Equipment Corporation Memory controller for enqueuing/dequeuing process
JP2531802B2 (ja) * 1989-09-28 1996-09-04 甲府日本電気株式会社 リクエストバッファ制御システム
JP3118266B2 (ja) * 1990-03-06 2000-12-18 ゼロックス コーポレイション 同期セグメントバスとバス通信方法
JP2779044B2 (ja) * 1990-06-05 1998-07-23 株式会社日立製作所 バッファ記憶制御方法
AU633724B2 (en) * 1990-06-29 1993-02-04 Digital Equipment Corporation Interlock queueing
CA2051222C (en) * 1990-11-30 1998-05-05 Pradeep S. Sindhu Consistent packet switched memory bus for shared memory multiprocessors
DE4042303A1 (de) * 1990-12-31 1992-07-02 Telefonbau & Normalzeit Gmbh Verfahren zur zugriffssteuerung fuer an ein bus-system angeschlossene stationen in kommunikations-vermittlungsanlagen
US5276838A (en) * 1991-03-04 1994-01-04 International Business Machines Corporation Dynamically repositioned memory bank queues
DE69216671T2 (de) * 1991-03-29 1997-06-05 Mitsubishi Electric Corp Übertragungsgerät
US5444853A (en) * 1992-03-31 1995-08-22 Seiko Epson Corporation System and method for transferring data between a plurality of virtual FIFO's and a peripheral via a hardware FIFO and selectively updating control information associated with the virtual FIFO's
US5335326A (en) * 1992-10-01 1994-08-02 Xerox Corporation Multichannel FIFO device channel sequencer
US5363485A (en) * 1992-10-01 1994-11-08 Xerox Corporation Bus interface having single and multiple channel FIFO devices using pending channel information stored in a circular queue for transfer of information therein
US5450547A (en) * 1992-10-01 1995-09-12 Xerox Corporation Bus interface using pending channel information stored in single circular queue for controlling channels of data transfer within multiple FIFO devices
US5495585A (en) * 1992-10-16 1996-02-27 Unisys Corporation Programmable timing logic system for dual bus interface
US5500946A (en) * 1992-11-25 1996-03-19 Texas Instruments Incorporated Integrated dual bus controller
US5488706A (en) * 1992-12-18 1996-01-30 Amdahl Corporation Retry request system in a pipeline data processing system where each requesting unit preserves the order of requests
US5664104A (en) * 1992-12-18 1997-09-02 Fujitsu Limited Transfer processor including a plurality of failure display units wherein a transfer process is prohibited if failure is indicated in a failure display unit
US5493651A (en) * 1993-02-16 1996-02-20 International Business Machines Corporation Method and system for dequeuing connection requests in a simplex switch
JP3490473B2 (ja) * 1993-02-17 2004-01-26 松下電器産業株式会社 プロセッサ間通信システム
US6357047B1 (en) 1997-06-30 2002-03-12 Avid Technology, Inc. Media pipeline with multichannel video processing and playback
US5649092A (en) * 1994-04-21 1997-07-15 Unisys Corporation Fault tolerant apparatus and method for maintaining one or more queues that are shared by multiple processors
US5524216A (en) * 1994-05-13 1996-06-04 Hewlett-Packard Company Coherent transaction ordering in multi-tiered bus system
US6029217A (en) * 1994-10-03 2000-02-22 International Business Machines Corporation Queued arbitration mechanism for data processing system
US5699516A (en) * 1994-12-22 1997-12-16 Motorola, Inc. Method and apparatus for implementing a in-order termination bus protocol within a data processing system
KR0150072B1 (ko) * 1995-11-30 1998-10-15 양승택 병렬처리 컴퓨터 시스템에서의 메모리 데이타 경로 제어장치
US5883670A (en) * 1996-08-02 1999-03-16 Avid Technology, Inc. Motion video processing circuit for capture playback and manipulation of digital motion video information on a computer
US6343309B1 (en) 1996-09-30 2002-01-29 International Business Machines Corporaton Method and apparatus for parallelizing a graphics pipeline
US6308248B1 (en) * 1996-12-31 2001-10-23 Compaq Computer Corporation Method and system for allocating memory space using mapping controller, page table and frame numbers
US6049842A (en) * 1997-05-01 2000-04-11 International Business Machines Corporation Efficient data transfer mechanism for input/output devices
US6105083A (en) * 1997-06-20 2000-08-15 Avid Technology, Inc. Apparatus and method for controlling transfer of data between and processing of data by interconnected data processing elements
US6128669A (en) * 1997-09-30 2000-10-03 Compaq Computer Corporation System having a bridge with distributed burst engine to decouple input/output task from a processor
US5978858A (en) * 1997-09-30 1999-11-02 Compaq Computer Corporation Packet protocol and distributed burst engine
JP4111472B2 (ja) * 1998-05-15 2008-07-02 キヤノン株式会社 通信制御方法及び装置及び通信システム
US6584536B1 (en) * 1998-10-07 2003-06-24 Texas Instruments Incorporated Bus transaction accelerator for multi-clock systems
JP4109770B2 (ja) * 1998-12-02 2008-07-02 キヤノン株式会社 通信制御方法及び機器
JP3698079B2 (ja) * 2001-08-22 2005-09-21 日本電気株式会社 データ転送方法、データ転送装置及びプログラム
US7872973B2 (en) * 2006-03-17 2011-01-18 Alcatel Lucent Method and system for using a queuing device as a lossless stage in a network device in a communications network

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4480307A (en) * 1982-01-04 1984-10-30 Intel Corporation Interface for use between a memory and components of a module switching apparatus
US4698746A (en) * 1983-05-25 1987-10-06 Ramtek Corporation Multiprocessor communication method and apparatus
US4615001A (en) * 1984-03-29 1986-09-30 At&T Bell Laboratories Queuing arrangement for initiating execution of multistage transactions
US4922244A (en) * 1984-12-03 1990-05-01 The University Of Western Australia Queueing protocol

Also Published As

Publication number Publication date
KR900006871A (ko) 1990-05-09
US5050066A (en) 1991-09-17
JPH02211572A (ja) 1990-08-22
FR2637997A1 (fr) 1990-04-20
KR960006504B1 (ko) 1996-05-16
GB2224419A (en) 1990-05-02
DE3933361A1 (de) 1990-04-19
GB2224419B (en) 1992-12-16
GB8911703D0 (en) 1989-07-05

Similar Documents

Publication Publication Date Title
HK1001078A1 (en) Apparatus for queuing requests and replies on a pipelined packet bus
AU4713899A (en) Cbr/vbr traffic scheduler
CA2003219A1 (en) Method and system for transmitting buffered data packets on a communications network
CA2102439A1 (en) Structure and Method for Combining PCM and Common Control Data on a Backplane Bus
EP0336401A3 (en) Method and system for packet exchange
MX9504950A (es) Sistema implementado para expulsion selectiva para prioridades de espacio en un conmutador de modo de transferencia asincrona de memoria compartida.
CA2015403A1 (en) Multiple queue bandwidth reservation packet system
EP0363053A3 (en) Asynchronous time division switching arrangement and a method of operating same
CA2088117A1 (en) Low delay atm switching system using idle cells stamped with reference time
CA2291049A1 (en) Fair and efficient cell scheduling in input-buffered multipoint switch
EP0379709A3 (en) Single-fifo high speed combining switch
AU2044392A (en) Shared-buffer-memory-based packet switching arrangement and method of controlling overflow thereof
CA2161476A1 (en) Telecommunication System with Synchronous-Asynchronous Interface
CA2297650A1 (en) Networking systems
AU1894592A (en) Fair queuing and servicing cell traffic using hopcounts and traffic classes
WO1998036587A3 (en) Queuing structure and method for prioritization of frames in a network switch
CA2050405A1 (fr) Systeme de memorisation temporaire d'information comprenant une memoire tampon enregistrant des donnees structurees en blocs de donnees de longueur fixe ou variable
CA2134017A1 (en) Network Bridge
EP0805593A3 (en) Storage device control unit and management system
CA2007634A1 (en) Method and system for transmitting buffered data packets on a communications network
EP0345891B1 (en) Switching system for switching packet oriented data as well as circuit oriented data
AU5062293A (en) A re-sequencing unit
JP3500511B2 (ja) 空間分割交換マトリクスの入力へ接続するための入力待ち行列システム
US7590134B2 (en) System for transmitting asynchronous data packets
EP0299264A3 (en) A byte queing/dequeuing apparatus for handling variable-length data words/instructions in a single clock cycle

Legal Events

Date Code Title Description
PF Patent in force
PE Patent expired

Effective date: 20090521