[go: up one dir, main page]

GR1006606B - Αρχιτεκτονικη διορθωσης μνημων με τεχνικη αμεσης απεικονισης - Google Patents

Αρχιτεκτονικη διορθωσης μνημων με τεχνικη αμεσης απεικονισης

Info

Publication number
GR1006606B
GR1006606B GR20080100449A GR20080100449A GR1006606B GR 1006606 B GR1006606 B GR 1006606B GR 20080100449 A GR20080100449 A GR 20080100449A GR 20080100449 A GR20080100449 A GR 20080100449A GR 1006606 B GR1006606 B GR 1006606B
Authority
GR
Greece
Prior art keywords
memory
word
corrective
defective
section
Prior art date
Application number
GR20080100449A
Other languages
English (en)
Inventor
Νικολαος Αξελος
Κιαμαλ Πεκμεστζης
Original Assignee
Νικολαος Αξελος
Κιαμαλ Πεκμεστζης
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Νικολαος Αξελος, Κιαμαλ Πεκμεστζης filed Critical Νικολαος Αξελος
Priority to GR20080100449A priority Critical patent/GR1006606B/el
Publication of GR1006606B publication Critical patent/GR1006606B/el

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G11C29/84—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved access time or stability
    • G11C29/846—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved access time or stability by choosing redundant lines at an output stage
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G11C29/80—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout
    • G11C29/81—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout using a hierarchical redundancy scheme
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C15/00—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores
    • G11C15/04—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores using semiconductor elements
    • G11C15/046—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores using semiconductor elements using non-volatile storage elements
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C2029/1208—Error catch memory

Landscapes

  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

Διορθωτική μνήμη στην οποία απεικονίζονται ελαττωματικά κελιά μιας μνήμης πρός διόρθωση ΜΔ (62). Χρησιμοποιείται τεχνική άμεσης απεικόνισης για ταχύτητα και απλούστευση των κυκλωμάτων υποστήριξης. Η χωρητικότητα της διορθωτικής μνήμης εξαρτάται από το μέσο αναμενόμενο αριθμό ελαττωματικών κελιών της μνήμης πρός διόρθωση και εξοικονομείται κυκλωματική επιφάνεια σε σύγκριση με τις υπάρχουσες τεχνικές διόρθωσης μνημών. Αποτελείται από μία ή περισσότερες τράπεζες διορθωτικής μνήμης (63), με λέξεις που περιέχουν κατάλληλα δαιμορφωμένους δείκτες σηματοδότησης (flag) (66), σελιδοποίησης (tag) (65 )και τμήματος λέξης (pos) (70) που οδηγούν κυκλώμτα σύγκρισης και επίτρεψης (67), κυκλώματα επιλογής τμήματος (71) και κύκλωμα πολυπλεξίας (73). Σε περίπτωση επιλογής ελαττωματικής λέξης ή τμήματος λέξης της ΜΔ, το κύκλωμα πολυπλεξίας επιτρέπει τη σύνδεση μίας τράπεζας διορθωτικής μνήμης στο δίαυλο δεδομένων που αναλαμβάνει την αντικατάσταση της ελαττωματικής λέξης ή τμήματος λέξης της ΜΔ.
GR20080100449A 2008-07-04 2008-07-04 Αρχιτεκτονικη διορθωσης μνημων με τεχνικη αμεσης απεικονισης GR1006606B (el)

Priority Applications (1)

Application Number Priority Date Filing Date Title
GR20080100449A GR1006606B (el) 2008-07-04 2008-07-04 Αρχιτεκτονικη διορθωσης μνημων με τεχνικη αμεσης απεικονισης

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GR20080100449A GR1006606B (el) 2008-07-04 2008-07-04 Αρχιτεκτονικη διορθωσης μνημων με τεχνικη αμεσης απεικονισης

Publications (1)

Publication Number Publication Date
GR1006606B true GR1006606B (el) 2009-11-20

Family

ID=40600379

Family Applications (1)

Application Number Title Priority Date Filing Date
GR20080100449A GR1006606B (el) 2008-07-04 2008-07-04 Αρχιτεκτονικη διορθωσης μνημων με τεχνικη αμεσης απεικονισης

Country Status (1)

Country Link
GR (1) GR1006606B (el)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1994022085A1 (en) * 1993-03-19 1994-09-29 Memory Limited Fault tolerant memory system
WO1996031825A1 (en) * 1995-04-04 1996-10-10 Memory Corporation Plc Memory management
US6205065B1 (en) * 1999-01-26 2001-03-20 Nec Corporation Semiconductor memory device having redundancy memory circuit
US20010044916A1 (en) * 1998-08-28 2001-11-22 Blodgett Greg A. Device and method for repairing a semiconductor memory
US20050081093A1 (en) * 2003-09-29 2005-04-14 Joly Craig Shannon Ternary content addressable memory directed associative redundancy for semiconductor memories

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1994022085A1 (en) * 1993-03-19 1994-09-29 Memory Limited Fault tolerant memory system
WO1996031825A1 (en) * 1995-04-04 1996-10-10 Memory Corporation Plc Memory management
US20010044916A1 (en) * 1998-08-28 2001-11-22 Blodgett Greg A. Device and method for repairing a semiconductor memory
US6205065B1 (en) * 1999-01-26 2001-03-20 Nec Corporation Semiconductor memory device having redundancy memory circuit
US20050081093A1 (en) * 2003-09-29 2005-04-14 Joly Craig Shannon Ternary content addressable memory directed associative redundancy for semiconductor memories

Similar Documents

Publication Publication Date Title
GB2473926B (en) Memory link initialization
EP1916665A3 (en) Combined read/write circuit for memory
EP4361815A3 (en) Memory system with multiple striping of raid groups and method for performing the same
WO2011062825A3 (en) Bit-replacement technique for dram error correction
DK2427838T3 (da) System og metode til arrangering af udstyr i et datacenter
TW200723003A (en) Method and system for multiple GPU support
WO2012016209A3 (en) Apparatus, system, and method for redundant write caching
ATE339006T1 (de) Pufferanordnung für speicher
TW200746156A (en) Method for generating soft bits in flash memories
GB2488457A (en) Data management in solid state storage devices
WO2007134133A3 (en) Non-volatile memory system with end of life calculation
GB2464065A (en) Memory cells with power switch circuit for improved low voltage operation
TW200737227A (en) Memory device and method having multiple address, data and command buses
WO2008097617A3 (en) Mlc selected multi-program for system management
EP1873644A3 (en) Data processing system, data processing method and storage apparatus
WO2007048607A3 (de) Automatisches, computerbasiertes ähnlichkeitsberechnungssystem zur quantifizierung der ähnlichkeit von textausdrücken
WO2009035505A3 (en) Storing operational information in an array of memory cells
ATE438895T1 (de) Auf dem speicher basierender kreuzvergleich für kreuzsicherungssysteme
WO2008126491A1 (ja) 情報記憶媒体
TW200802827A (en) Floating body memory cell system and method of manufacture
GR1006606B (el) Αρχιτεκτονικη διορθωσης μνημων με τεχνικη αμεσης απεικονισης
TW200643967A (en) Storage circuit and method therefor
RU2015151167A (ru) Отображение встроенного адреса есс
WO2009041112A1 (ja) 表示装置
MY156617A (en) Merchant rate lookup

Legal Events

Date Code Title Description
PG Patent granted
ML Lapse due to non-payment of fees

Effective date: 20130104