[go: up one dir, main page]

GB8605664D0 - Electronic circuit assemblies - Google Patents

Electronic circuit assemblies

Info

Publication number
GB8605664D0
GB8605664D0 GB868605664A GB8605664A GB8605664D0 GB 8605664 D0 GB8605664 D0 GB 8605664D0 GB 868605664 A GB868605664 A GB 868605664A GB 8605664 A GB8605664 A GB 8605664A GB 8605664 D0 GB8605664 D0 GB 8605664D0
Authority
GB
United Kingdom
Prior art keywords
electronic circuit
circuit assemblies
assemblies
electronic
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
GB868605664A
Other versions
GB2172429A (en
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Smiths Group PLC
Original Assignee
Smiths Group PLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Smiths Group PLC filed Critical Smiths Group PLC
Publication of GB8605664D0 publication Critical patent/GB8605664D0/en
Publication of GB2172429A publication Critical patent/GB2172429A/en
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5382—Adaptable interconnections, e.g. for engineering changes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
    • H01L23/147—Semiconductor insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of semiconductor or other solid state devices
    • H01L25/18—Assemblies consisting of a plurality of semiconductor or other solid state devices the devices being of the types provided for in two or more different main groups of the same subclass of H10B, H10D, H10F, H10H, H10K or H10N
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05568—Disposition the whole external layer protruding from the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05573—Single external layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Coupling Device And Connection With Printed Circuit (AREA)
  • Emergency Protection Circuit Devices (AREA)
  • Burglar Alarm Systems (AREA)
GB08605664A 1985-03-15 1986-03-07 Electronic circuit assembly Withdrawn GB2172429A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB858506714A GB8506714D0 (en) 1985-03-15 1985-03-15 Electronic circuit assemblies

Publications (2)

Publication Number Publication Date
GB8605664D0 true GB8605664D0 (en) 1986-04-16
GB2172429A GB2172429A (en) 1986-09-17

Family

ID=10576034

Family Applications (2)

Application Number Title Priority Date Filing Date
GB858506714A Pending GB8506714D0 (en) 1985-03-15 1985-03-15 Electronic circuit assemblies
GB08605664A Withdrawn GB2172429A (en) 1985-03-15 1986-03-07 Electronic circuit assembly

Family Applications Before (1)

Application Number Title Priority Date Filing Date
GB858506714A Pending GB8506714D0 (en) 1985-03-15 1985-03-15 Electronic circuit assemblies

Country Status (5)

Country Link
JP (1) JPS61214549A (en)
DE (1) DE3607093A1 (en)
FR (1) FR2579022A1 (en)
GB (2) GB8506714D0 (en)
IT (1) IT1188581B (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5021869A (en) * 1988-12-27 1991-06-04 Hewlett-Packard Company Monolithic semiconductor chip interconnection technique and arrangement
JPH05335529A (en) * 1992-05-28 1993-12-17 Fujitsu Ltd Semiconductor device and manufacturing method thereof
DE4225138A1 (en) * 1992-07-30 1994-02-03 Daimler Benz Ag Multichip module and method for its production
WO1996001497A1 (en) * 1994-07-05 1996-01-18 Siemens Aktiengesellschaft Method of manufacturing three-dimensional circuits

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1112992A (en) * 1964-08-18 1968-05-08 Texas Instruments Inc Three-dimensional integrated circuits and methods of making same
US3879839A (en) * 1973-06-04 1975-04-29 Ibm Method of manufacturing multi-function LSI wafers
FR2471048A1 (en) * 1979-12-07 1981-06-12 Silicium Semiconducteur Ssc STRUCTURE AND METHOD FOR MOUNTING A MAIN SEMICONDUCTOR COMPONENT AND AN AUXILIARY CIRCUIT
GB2117564B (en) * 1982-03-26 1985-11-06 Int Computers Ltd Mounting one integrated circuit upon another

Also Published As

Publication number Publication date
IT8619667A0 (en) 1986-03-07
FR2579022A1 (en) 1986-09-19
GB2172429A (en) 1986-09-17
IT1188581B (en) 1988-01-20
IT8619667A1 (en) 1987-09-07
DE3607093A1 (en) 1986-09-18
JPS61214549A (en) 1986-09-24
GB8506714D0 (en) 1985-04-17

Similar Documents

Publication Publication Date Title
EP0196865A3 (en) Electronic circuit substrates
GB8619169D0 (en) Circuit
GB8610581D0 (en) Circuit
GB8621192D0 (en) Electronic equipment
GB8613037D0 (en) Circuit
GB8616957D0 (en) Circuit
GB8615896D0 (en) Circuit
GB8525323D0 (en) Electronic circuit module
GB8607504D0 (en) Circuit
GB8628502D0 (en) Circuit
GB2184893B (en) Circuit arrangement
GB8613992D0 (en) Circuit
GB8614843D0 (en) Circuit arrangement
GB8615091D0 (en) Circuit arrangement
GB8518066D0 (en) Circuit
GB8525036D0 (en) Circuit
GB8605664D0 (en) Electronic circuit assemblies
GB8524355D0 (en) Circuit board
GB8624324D0 (en) Circuit arrangement
GB8529893D0 (en) Electronic interface circuit
GB8609782D0 (en) Circuit
GB8602263D0 (en) Circuit arrangement
GB8612343D0 (en) Circuit arrangement
GB8506897D0 (en) Circuit arrangements
GB8719958D0 (en) Circuit

Legal Events

Date Code Title Description
WAP Application withdrawn, taken to be withdrawn or refused ** after publication under section 16(1)