[go: up one dir, main page]

GB2371956B - System on a chip having system bus, external bus, and bus arbiter with progammable priorities for both buses,software, and method for assigning programmable - Google Patents

System on a chip having system bus, external bus, and bus arbiter with progammable priorities for both buses,software, and method for assigning programmable

Info

Publication number
GB2371956B
GB2371956B GB0123870A GB0123870A GB2371956B GB 2371956 B GB2371956 B GB 2371956B GB 0123870 A GB0123870 A GB 0123870A GB 0123870 A GB0123870 A GB 0123870A GB 2371956 B GB2371956 B GB 2371956B
Authority
GB
United Kingdom
Prior art keywords
bus
progammable
priorities
buses
chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
GB0123870A
Other versions
GB2371956A (en
GB0123870D0 (en
Inventor
Youngsik Kim
Yun-Tae Lee
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Priority to GB0302765A priority Critical patent/GB2382758B/en
Priority to GB0302764A priority patent/GB2382757B/en
Priority to GB0302766A priority patent/GB2382759B/en
Publication of GB0123870D0 publication Critical patent/GB0123870D0/en
Publication of GB2371956A publication Critical patent/GB2371956A/en
Application granted granted Critical
Publication of GB2371956B publication Critical patent/GB2371956B/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
GB0123870A 2001-01-31 2001-10-04 System on a chip having system bus, external bus, and bus arbiter with progammable priorities for both buses,software, and method for assigning programmable Expired - Lifetime GB2371956B (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
GB0302765A GB2382758B (en) 2001-01-31 2001-10-04 Article comprising a storage medium
GB0302764A GB2382757B (en) 2001-01-31 2001-10-04 Article comprising a storage medium
GB0302766A GB2382759B (en) 2001-01-31 2001-10-04 System on a chip

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US73387401A 2001-01-31 2001-01-31

Publications (3)

Publication Number Publication Date
GB0123870D0 GB0123870D0 (en) 2001-11-28
GB2371956A GB2371956A (en) 2002-08-07
GB2371956B true GB2371956B (en) 2003-12-17

Family

ID=24949461

Family Applications (1)

Application Number Title Priority Date Filing Date
GB0123870A Expired - Lifetime GB2371956B (en) 2001-01-31 2001-10-04 System on a chip having system bus, external bus, and bus arbiter with progammable priorities for both buses,software, and method for assigning programmable

Country Status (1)

Country Link
GB (1) GB2371956B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113556294B (en) * 2021-06-01 2024-11-22 水发兴业能源(珠海)有限公司 Data transceiving method, data transceiving device, server and storage medium

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5870570A (en) * 1996-10-29 1999-02-09 Vlsi Technology, Inc. Multiple bus agent integrated circuit device for connecting to an external bus
US5933613A (en) * 1995-07-06 1999-08-03 Hitachi, Ltd. Computer system and inter-bus control circuit
US5951667A (en) * 1997-01-02 1999-09-14 Intel Corporation Method and apparatus for connecting expansion buses to a peripheral component interconnect bus
US6108738A (en) * 1997-06-10 2000-08-22 Vlsi Technology, Inc. Multi-master PCI bus system within a single integrated circuit

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5933613A (en) * 1995-07-06 1999-08-03 Hitachi, Ltd. Computer system and inter-bus control circuit
US5870570A (en) * 1996-10-29 1999-02-09 Vlsi Technology, Inc. Multiple bus agent integrated circuit device for connecting to an external bus
US5951667A (en) * 1997-01-02 1999-09-14 Intel Corporation Method and apparatus for connecting expansion buses to a peripheral component interconnect bus
US6108738A (en) * 1997-06-10 2000-08-22 Vlsi Technology, Inc. Multi-master PCI bus system within a single integrated circuit

Also Published As

Publication number Publication date
GB2371956A (en) 2002-08-07
GB0123870D0 (en) 2001-11-28

Similar Documents

Publication Publication Date Title
EP1417605A4 (en) Timing-insensitive glitch-free logic system and method
FR2820225B1 (en) SYSTEM ON A PAD COMPRISING A SYSTEM BUS, AN EXTERNAL BUS AND A BUS REFEREE WITH PROGRAMMABLE PRIORITIES FOR THE DIFFERENT BUSES, SOFTWARE AND METHOD FOR ALLOCATING PROGRAMMABLE PRIORITIES
AU2002353280A8 (en) Data processing system having multiple processors and task scheduler and corresponding method therefore
EP1389316A4 (en) System, method, and computer program product for configuring computing systems
GB2390200B (en) System and method for controlling bus arbitration during cache memory burst cycles
GB0202568D0 (en) Data processing system and development tool
EP1407349A4 (en) Method and system for computer software application execution
AU2003275241A8 (en) Method and system for using a memory card protocol inside a bus protocol
AU2001258088A1 (en) Method and system for optimum bus resource allocation
IL160069A0 (en) Data processing method, data processing system, and program
GB0411062D0 (en) Data mirroring using shared buses
SG97158A1 (en) Enhanced bus arbiter utilizing variable priority and fairness
AU2002252339A1 (en) Priority-based dynamic resource allocation method and apparatus for supply-demand systems
GB2404752B (en) Data processing system trace bus
EP1469404A4 (en) Rights information providing system, method and computer program for realizing the same
AU2003248866A8 (en) Method and system for optimizing utopia clav polling arbitration
DE60024421D1 (en) Arbitration method with variable priorities, for example for connection buses, and corresponding system
GB2365288B (en) Bus arbitration system
AU2003255901A8 (en) Method and system for allocating shared resources between applications
NO20006698D0 (en) Serial data bus protocol between devices
EP1434496A4 (en) System and method for molding a snack chip
EP1345109A3 (en) Information processing unit
AU2002351390A8 (en) Computer system with dedicated system management buses
GB2396450B (en) Data bus system and method for performing cross-access between buses
GB2371956B (en) System on a chip having system bus, external bus, and bus arbiter with progammable priorities for both buses,software, and method for assigning programmable