GB2069756B - Arrangement of diodes integrated on an insulating substrate - Google Patents
Arrangement of diodes integrated on an insulating substrateInfo
- Publication number
- GB2069756B GB2069756B GB8102334A GB8102334A GB2069756B GB 2069756 B GB2069756 B GB 2069756B GB 8102334 A GB8102334 A GB 8102334A GB 8102334 A GB8102334 A GB 8102334A GB 2069756 B GB2069756 B GB 2069756B
- Authority
- GB
- United Kingdom
- Prior art keywords
- arrangement
- insulating substrate
- diodes integrated
- diodes
- integrated
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000000758 substrate Substances 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/764—Air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
- H01L21/76283—Lateral isolation by refilling of trenches with dielectric material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
- H01L21/76289—Lateral isolation by air gap
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Element Separation (AREA)
- Bipolar Integrated Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1752080A JPS56114381A (en) | 1980-02-15 | 1980-02-15 | Semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
GB2069756A GB2069756A (en) | 1981-08-26 |
GB2069756B true GB2069756B (en) | 1984-10-10 |
Family
ID=11946223
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB8102334A Expired GB2069756B (en) | 1980-02-15 | 1981-01-26 | Arrangement of diodes integrated on an insulating substrate |
Country Status (3)
Country | Link |
---|---|
JP (1) | JPS56114381A (en) |
DE (1) | DE3104192C2 (en) |
GB (1) | GB2069756B (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5879746A (en) * | 1981-11-05 | 1983-05-13 | Nec Corp | semiconductor integrated circuit |
JP2649359B2 (en) * | 1986-10-08 | 1997-09-03 | 日本電装株式会社 | Method for manufacturing semiconductor device |
US5077595A (en) * | 1990-01-25 | 1991-12-31 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device |
JP2803565B2 (en) * | 1994-04-15 | 1998-09-24 | 株式会社デンソー | Method for manufacturing semiconductor device |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS51118378A (en) * | 1975-04-10 | 1976-10-18 | Matsushita Electric Ind Co Ltd | Semiconductor unit |
-
1980
- 1980-02-15 JP JP1752080A patent/JPS56114381A/en active Pending
-
1981
- 1981-01-26 GB GB8102334A patent/GB2069756B/en not_active Expired
- 1981-02-06 DE DE3104192A patent/DE3104192C2/en not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS56114381A (en) | 1981-09-08 |
GB2069756A (en) | 1981-08-26 |
DE3104192A1 (en) | 1981-12-10 |
DE3104192C2 (en) | 1987-01-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3279013D1 (en) | Semiconductor integrated circuit | |
JPS5710977A (en) | Semiconductor circuit | |
GB8714911D0 (en) | Semiconductor integrated circuit | |
GB2107517B (en) | Integrated circuit carrier assembly | |
DE3172424D1 (en) | Substrate bias generator for mos integrated circuit | |
EP0166593A3 (en) | An optical semiconductor device | |
EP0182651A3 (en) | Semiconductor substrate | |
DE3279235D1 (en) | Improved substrate bias generator | |
GB2091459B (en) | Semiconductor integrated circuit | |
JPS57198643A (en) | Semiconductor substrate | |
EP0176226A3 (en) | Semiconductor circuit | |
DE3272424D1 (en) | Semiconductor integrated circuit | |
DE3071587D1 (en) | An electrical component comprising semiconductor chips | |
GB2074788B (en) | Semiconductor integrated circuit | |
DE3176292D1 (en) | Substrate and integrated circuit module with this substrate | |
GB2091036B (en) | Integrated circuit carrier assembly | |
AU550102B2 (en) | Semiconductor integrated circuit device | |
GB2083282B (en) | Conductive layers on semiconductor devices | |
DE3175780D1 (en) | Semiconductor integrated circuit devices | |
DE3275613D1 (en) | Semiconductor circuit | |
DE3264963D1 (en) | Semiconductor integrated circuit | |
EP0090079A3 (en) | Substrate | |
GB2084397B (en) | Semiconductor integrated circuit | |
GB2069756B (en) | Arrangement of diodes integrated on an insulating substrate | |
JPS57130493A (en) | Semiconductor diode |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
746 | Register noted 'licences of right' (sect. 46/1977) | ||
PCNP | Patent ceased through non-payment of renewal fee |
Effective date: 19970126 |