GB1443176A - Data processor control of a plurality of devices - Google Patents
Data processor control of a plurality of devicesInfo
- Publication number
- GB1443176A GB1443176A GB1786573A GB1786573A GB1443176A GB 1443176 A GB1443176 A GB 1443176A GB 1786573 A GB1786573 A GB 1786573A GB 1786573 A GB1786573 A GB 1786573A GB 1443176 A GB1443176 A GB 1443176A
- Authority
- GB
- United Kingdom
- Prior art keywords
- manager
- command
- system manager
- peripheral
- control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/48—Program initiating; Program switching, e.g. by interrupt
- G06F9/4806—Task transfer initiation or dispatching
- G06F9/4843—Task transfer initiation or dispatching by program, e.g. task dispatcher, supervisor, operating system
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
Abstract
1443176 Data processing INTERNATIONAL COMPUTERS Ltd 11 April 1974 [13 April 1973] 17865/73 Heading G4A In a data processing system a system manager program 10, when in control of the processor, issues commands to device manager programs 11, 12, and when control has been passed to a device manager for execution of a command the device manager supervises the operation of an associated one or more peripheral devices and control is passed from each device manager to the next in a predetermined cyclic sequence without return to the system manager until one of the device managers detects that execution of a command issued to it has been terminated. Control may be passed between device managers by including in each the start address of the next manager in the sequence, but immediate return to the system manager after setting-up a command may be caused by including a qualifier bit in the command code. Alternatively control may be passed between device managers using a table of device manager start addresses accessed sequentially by the device managers, the table being set up by the system manager or other software. The system manager 10 issues a command to a device manager 11, 12 by causing a jump to the entry point of the device manager and storing the command code and a return link address in two reserved registers. A device manager returns control to the system manager, when execution of its command has been terminated, by adding 0, 4 8 or 12 to the link address, depending on the the reason for the return, the modified link address storing a GO TO instruction pointing to the appropriate system manager routine. Device managers include a routine for each command: TRANSFER (specified number of characters into specified buffer area), DEMAND STATUS (software state of device manager and address of a first word in a set indicating the hardware state of the peripheral to be transferred to the system manager), SET MODE (set or unset peripheral in autonomous or slave mode), DEALLOCATE (disconnect peripheral from processor), RESET; and a MONITOR routine which checks for conditions requiring return to the system manager. Normal level operations round the device manager sequence loop 20 are interspersed with interrupt operations concerned with transfer of characters between peripherals and the buffer area. Each device manager may also enter the system manager as a conceptual routine, e.g. to cause print-out of a message at an operator console to indicate that a particular peripheral device should be connected into the system, the console being treated as a peripheral device and having its own device manager program in the sequence loop 20.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB1786573A GB1443176A (en) | 1973-04-13 | 1973-04-13 | Data processor control of a plurality of devices |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB1786573A GB1443176A (en) | 1973-04-13 | 1973-04-13 | Data processor control of a plurality of devices |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1443176A true GB1443176A (en) | 1976-07-21 |
Family
ID=10102568
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB1786573A Expired GB1443176A (en) | 1973-04-13 | 1973-04-13 | Data processor control of a plurality of devices |
Country Status (1)
Country | Link |
---|---|
GB (1) | GB1443176A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0110792A2 (en) * | 1982-12-06 | 1984-06-13 | Digital Equipment Corporation | Control arrangement for data processing system employing multiple processors |
WO2002005085A2 (en) * | 2000-07-07 | 2002-01-17 | Sun Microsystems, Inc. | Remote device management in grouped server environment |
-
1973
- 1973-04-13 GB GB1786573A patent/GB1443176A/en not_active Expired
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0110792A2 (en) * | 1982-12-06 | 1984-06-13 | Digital Equipment Corporation | Control arrangement for data processing system employing multiple processors |
EP0110792A3 (en) * | 1982-12-06 | 1986-12-10 | Digital Equipment Corporation | Control arrangement for data processing system employing multiple processors |
WO2002005085A2 (en) * | 2000-07-07 | 2002-01-17 | Sun Microsystems, Inc. | Remote device management in grouped server environment |
WO2002005085A3 (en) * | 2000-07-07 | 2004-02-26 | Sun Microsystems Inc | Remote device management in grouped server environment |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4972368A (en) | Intelligent serial I/O subsystem | |
US4218739A (en) | Data processing interrupt apparatus having selective suppression control | |
JPS6252655A (en) | Common interrupt system | |
GB1353951A (en) | Data processing system | |
DE69031799T2 (en) | METHOD AND DEVICE FOR EMULATING AN INFORMATION PROCESSING SYSTEM | |
US5276896A (en) | Apparatus for implementing data communications between terminal devices and user programs | |
JPS623362A (en) | Data reception system | |
US4628445A (en) | Apparatus and method for synchronization of peripheral devices via bus cycle alteration in a microprocessor implemented data processing system | |
KR920003044B1 (en) | Control system for guest execution of virtual computer system | |
JPH0689269A (en) | Processor control device, processor pausing device and method thereof | |
GB1424105A (en) | Programmed digital data processing system | |
GB1443176A (en) | Data processor control of a plurality of devices | |
EP0049158B1 (en) | I/o data processing system | |
JP3255701B2 (en) | Method and apparatus for multiprocessor software development | |
US4554626A (en) | Digital data processing system | |
JPS6049352B2 (en) | data processing equipment | |
JPS57164343A (en) | Check point save system | |
EP0138045A2 (en) | Apparatus and method for synchronization of peripheral devices via bus cycle alteration in a microprocessor implemented data processing system | |
US4251866A (en) | Control unit having a memory in which a program consisting of command words is stored | |
JPS57191758A (en) | System for storing test program in main storage | |
JPH07104837B2 (en) | Processor control method | |
JPS63118969A (en) | Information processor | |
EP0511748A2 (en) | A method and apparatus for indicating a quiescent state in the execution of an instruction sequence | |
JPS5717058A (en) | Control system of microprogram | |
JPS6010341B2 (en) | Communication subsystem that shares a free-running timer between multiplex communication lines |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed | ||
PE20 | Patent expired after termination of 20 years |
Effective date: 19940410 |