GB1208576A - Methods of manufacturing semiconductor devices - Google Patents
Methods of manufacturing semiconductor devicesInfo
- Publication number
- GB1208576A GB1208576A GB27239/70A GB2723970A GB1208576A GB 1208576 A GB1208576 A GB 1208576A GB 27239/70 A GB27239/70 A GB 27239/70A GB 2723970 A GB2723970 A GB 2723970A GB 1208576 A GB1208576 A GB 1208576A
- Authority
- GB
- United Kingdom
- Prior art keywords
- layer
- silicon
- oxide
- sunk
- silicon layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000004519 manufacturing process Methods 0.000 title abstract 3
- 238000000034 method Methods 0.000 title abstract 3
- 239000004065 semiconductor Substances 0.000 title abstract 3
- 239000010410 layer Substances 0.000 abstract 10
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 abstract 6
- 229910052710 silicon Inorganic materials 0.000 abstract 6
- 239000010703 silicon Substances 0.000 abstract 6
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 abstract 2
- 230000001590 oxidative effect Effects 0.000 abstract 2
- 229910052814 silicon oxide Inorganic materials 0.000 abstract 2
- 230000015572 biosynthetic process Effects 0.000 abstract 1
- 230000000873 masking effect Effects 0.000 abstract 1
- 230000003647 oxidation Effects 0.000 abstract 1
- 238000007254 oxidation reaction Methods 0.000 abstract 1
- 239000000758 substrate Substances 0.000 abstract 1
- 239000002344 surface layer Substances 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/32—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
- H01L21/76205—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO in a region being recessed from the surface, e.g. in a recess, groove, tub or trench region
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
- H01L21/76213—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose
- H01L21/76216—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose introducing electrical active impurities in the local oxidation region for the sole purpose of creating channel stoppers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/40—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00 with at least one component covered by groups H10D10/00 or H10D18/00, e.g. integration of IGFETs with BJTs
- H10D84/401—Combinations of FETs or IGBTs with BJTs
- H10D84/403—Combinations of FETs or IGBTs with BJTs and with one or more of diodes, resistors or capacitors
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Formation Of Insulating Films (AREA)
- Element Separation (AREA)
- Local Oxidation Of Silicon (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
1,208,576. Semi-conductor devices. PHILIPS ELECTRONIC & ASSOCIATED INDUSTRIES Ltd. 2 Oct., 1967 [5 Oct., 1966], No. 27239/70. Divided out of 1,208,574. Heading H1K. A method of manufacturing a semi-conductor device having a substantially flat silicon oxide surface layer comprises subjecting a silicon layer on a substrate to an oxidizing treatment whilst a selected portion of its surface is masked against oxidation by means of a masking layer, and causing an oxide of silicon to grow into the silicon layer at the unmasked portions until the grown oxide forms a layer which is sunk over at least part of its thickness in the silicon layer. During the oxidizing process the formation of the silicon oxide layer may be interrupted to etch away the oxide layer so far formed, at least for part of its thickness, so that the final layer can be sunk to a greater depth than otherwise. The method is used for the production of isolating walls between circuit elements formed in the silicon layer, the isolating walls being sunk throughout the silicon layer. Specifications 1,208,574, 1,208,575, 1,208,577 and 1,208,578 are referred to.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
NL666614016A NL153374B (en) | 1966-10-05 | 1966-10-05 | PROCESS FOR THE MANUFACTURE OF A SEMICONDUCTOR DEVICE PROVIDED WITH AN OXIDE LAYER AND SEMI-CONDUCTOR DEVICE MANUFACTURED ACCORDING TO THE PROCEDURE. |
GB44763/67A GB1208574A (en) | 1966-10-05 | 1967-10-02 | Methods of manufacturing semiconductor devices |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1208576A true GB1208576A (en) | 1970-10-14 |
Family
ID=26265451
Family Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB27516/70A Expired GB1208577A (en) | 1966-10-05 | 1967-10-02 | Methods of manufacturing semiconductor devices |
GB27238/70A Expired GB1208575A (en) | 1966-10-05 | 1967-10-02 | Methods of manufacturing semiconductor devices |
GB27239/70A Expired GB1208576A (en) | 1966-10-05 | 1967-10-02 | Methods of manufacturing semiconductor devices |
GB27517/70A Expired GB1208578A (en) | 1966-10-05 | 1967-10-02 | Methods of manufacturing semiconductor devices |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB27516/70A Expired GB1208577A (en) | 1966-10-05 | 1967-10-02 | Methods of manufacturing semiconductor devices |
GB27238/70A Expired GB1208575A (en) | 1966-10-05 | 1967-10-02 | Methods of manufacturing semiconductor devices |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB27517/70A Expired GB1208578A (en) | 1966-10-05 | 1967-10-02 | Methods of manufacturing semiconductor devices |
Country Status (1)
Country | Link |
---|---|
GB (4) | GB1208577A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE2441170A1 (en) * | 1973-09-07 | 1975-03-13 | Philips Nv | METHOD OF MANUFACTURING A SEMICONDUCTOR ARRANGEMENT |
US6093620A (en) * | 1971-02-02 | 2000-07-25 | National Semiconductor Corporation | Method of fabricating integrated circuits with oxidized isolation |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6054450A (en) * | 1983-09-05 | 1985-03-28 | Oki Electric Ind Co Ltd | Manufacture of semiconductor device |
US4592128A (en) * | 1984-06-04 | 1986-06-03 | Inmos Corporation | Method for fabricating integrated circuits with polysilicon resistors |
-
1967
- 1967-10-02 GB GB27516/70A patent/GB1208577A/en not_active Expired
- 1967-10-02 GB GB27238/70A patent/GB1208575A/en not_active Expired
- 1967-10-02 GB GB27239/70A patent/GB1208576A/en not_active Expired
- 1967-10-02 GB GB27517/70A patent/GB1208578A/en not_active Expired
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6093620A (en) * | 1971-02-02 | 2000-07-25 | National Semiconductor Corporation | Method of fabricating integrated circuits with oxidized isolation |
DE2441170A1 (en) * | 1973-09-07 | 1975-03-13 | Philips Nv | METHOD OF MANUFACTURING A SEMICONDUCTOR ARRANGEMENT |
Also Published As
Publication number | Publication date |
---|---|
GB1208578A (en) | 1970-10-14 |
GB1208577A (en) | 1970-10-14 |
GB1208575A (en) | 1970-10-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1208574A (en) | Methods of manufacturing semiconductor devices | |
ES453591A1 (en) | A METHOD OF PRODUCTION OF A SEMICONDUCTOR DEVICE. | |
GB1382082A (en) | Methods of manufacturing semiconductor devices | |
ES485605A1 (en) | Method of forming openings in masks for the production of semiconductor devices. | |
GB991291A (en) | Improvements in or relating to methods of manufacturing semiconductor devices | |
GB1190893A (en) | A Method of Manufacturing a Semiconductor Device and a Semiconductor Device Obtained Thereby | |
GB1400865A (en) | Semiconductor device manufacture | |
GB1271815A (en) | Improvements in or relating to methods of making semiconductor devices | |
GB1208576A (en) | Methods of manufacturing semiconductor devices | |
GB1081376A (en) | Method of producing a semiconductor device | |
GB1165016A (en) | Processing Semiconductor Bodies to Form Surface Protuberances Thereon. | |
US3592707A (en) | Precision masking using silicon nitride and silicon oxide | |
GB1308764A (en) | Production of semiconductor components | |
GB1126338A (en) | A method of producing semiconductor bodies with an extremely low-resistance substrate | |
GB1066911A (en) | Semiconductor devices | |
GB1279588A (en) | Improvements in or relating to the production of insulated semi-conductor regions in a composite body | |
GB954989A (en) | Method of forming junction semiconductive devices having thin layers | |
GB1339384A (en) | Method for the manufacturing of a semiconductor device | |
GB1501896A (en) | Semiconductor device | |
GB1153052A (en) | Manufacture of Semiconductor Devices | |
GB1246022A (en) | Method of manufacturing semiconductor devices | |
GB1099049A (en) | A method of manufacturing transistors | |
GB1090715A (en) | Method of manufacturing silicon transistors | |
JPS5244584A (en) | Method of treating semiconductor substrate | |
JPS5245290A (en) | Integrated circuit of semiconductor and method for its fabrication |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed [section 19, patents act 1949] | ||
PE20 | Patent expired after termination of 20 years | ||
PE20 | Patent expired after termination of 20 years | ||
PE20 | Patent expired after termination of 20 years |
Free format text: IN JOURNAL 5166,PAGE 599 FOR 1208576 READ 1208570 |