[go: up one dir, main page]

GB0105609D0 - Configuration of features of a digital processing device - Google Patents

Configuration of features of a digital processing device

Info

Publication number
GB0105609D0
GB0105609D0 GBGB0105609.2A GB0105609A GB0105609D0 GB 0105609 D0 GB0105609 D0 GB 0105609D0 GB 0105609 A GB0105609 A GB 0105609A GB 0105609 D0 GB0105609 D0 GB 0105609D0
Authority
GB
United Kingdom
Prior art keywords
features
configuration
processing device
digital processing
digital
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
GBGB0105609.2A
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Technologies UK Ltd
Original Assignee
NEC Technologies UK Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Technologies UK Ltd filed Critical NEC Technologies UK Ltd
Priority to GBGB0105609.2A priority Critical patent/GB0105609D0/en
Priority to GB0108194A priority patent/GB2373350B/en
Publication of GB0105609D0 publication Critical patent/GB0105609D0/en
Ceased legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00Computer-aided design [CAD]
    • G06F30/30Circuit design
    • G06F30/34Circuit design for reconfigurable circuits, e.g. field programmable gate arrays [FPGA] or programmable logic devices [PLD]

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
GBGB0105609.2A 2001-03-07 2001-03-07 Configuration of features of a digital processing device Ceased GB0105609D0 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
GBGB0105609.2A GB0105609D0 (en) 2001-03-07 2001-03-07 Configuration of features of a digital processing device
GB0108194A GB2373350B (en) 2001-03-07 2001-04-02 Configuration of features of a digital processing device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GBGB0105609.2A GB0105609D0 (en) 2001-03-07 2001-03-07 Configuration of features of a digital processing device

Publications (1)

Publication Number Publication Date
GB0105609D0 true GB0105609D0 (en) 2001-04-25

Family

ID=9910151

Family Applications (2)

Application Number Title Priority Date Filing Date
GBGB0105609.2A Ceased GB0105609D0 (en) 2001-03-07 2001-03-07 Configuration of features of a digital processing device
GB0108194A Expired - Fee Related GB2373350B (en) 2001-03-07 2001-04-02 Configuration of features of a digital processing device

Family Applications After (1)

Application Number Title Priority Date Filing Date
GB0108194A Expired - Fee Related GB2373350B (en) 2001-03-07 2001-04-02 Configuration of features of a digital processing device

Country Status (1)

Country Link
GB (2) GB0105609D0 (en)

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4975831A (en) * 1988-05-09 1990-12-04 Intel Corporation High-availability computer system with a predefinable configuration of the modules
US5230058A (en) * 1989-12-05 1993-07-20 Zilog, Inc. IC chip having volatile memory cells simultaneously loaded with initialization data from uniquely associated non-volatile memory cells via switching transistors
US5590305A (en) * 1994-03-28 1996-12-31 Altera Corporation Programming circuits and techniques for programming logic
US5727207A (en) * 1994-09-07 1998-03-10 Adaptec, Inc. Method and apparatus for automatically loading configuration data on reset into a host adapter integrated circuit
US5909557A (en) * 1995-11-20 1999-06-01 Lucent Technologies Inc. Integrated circuit with programmable bus configuration

Also Published As

Publication number Publication date
GB0108194D0 (en) 2001-05-23
GB2373350A (en) 2002-09-18
GB2373350B (en) 2004-03-17

Similar Documents

Publication Publication Date Title
GB0103828D0 (en) Digital cameras
GB0109750D0 (en) Image processing
GB2373975B (en) Digital audio signal processing
GB0113930D0 (en) Electronic interface device
GB2372657B (en) Signal processing
GB2363556B (en) Digital audio processing
GB2376321B (en) Electronic interface device
GB0130174D0 (en) Digital image processing
GB0107887D0 (en) Digital signal processing
GB0121199D0 (en) Signal processing
GB0109753D0 (en) Image processing
GB2381148B (en) Image processing
GB0130591D0 (en) Digital watermarking
GB2373350B (en) Configuration of features of a digital processing device
GB2381413B (en) Changing the function of a telephone apparatus
GB0130817D0 (en) Image processing
GB0114799D0 (en) Signal processing
GB2385019B (en) A carrying device
AU2002354796A1 (en) Digital processing device
TW549769U (en) Digital picture processing device
GB0126357D0 (en) Digital clock detection
HK1038152A2 (en) A method of digital signature
GB0129309D0 (en) Signal processing element
GB0023943D0 (en) Digital processing
TW514287U (en) Self-assistant cordless printing device of digital camera

Legal Events

Date Code Title Description
AT Applications terminated before publication under section 16(1)