[go: up one dir, main page]

FR3104276B1 - Procédé de contrôle d’alimentation - Google Patents

Procédé de contrôle d’alimentation Download PDF

Info

Publication number
FR3104276B1
FR3104276B1 FR1913805A FR1913805A FR3104276B1 FR 3104276 B1 FR3104276 B1 FR 3104276B1 FR 1913805 A FR1913805 A FR 1913805A FR 1913805 A FR1913805 A FR 1913805A FR 3104276 B1 FR3104276 B1 FR 3104276B1
Authority
FR
France
Prior art keywords
control method
power control
sleep
standby mode
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
FR1913805A
Other languages
English (en)
Other versions
FR3104276A1 (fr
Inventor
Gerald Briat
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics Grenoble 2 SAS
Original Assignee
STMicroelectronics Grenoble 2 SAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics Grenoble 2 SAS filed Critical STMicroelectronics Grenoble 2 SAS
Priority to FR1913805A priority Critical patent/FR3104276B1/fr
Priority to US17/111,877 priority patent/US11567558B2/en
Publication of FR3104276A1 publication Critical patent/FR3104276A1/fr
Application granted granted Critical
Publication of FR3104276B1 publication Critical patent/FR3104276B1/fr
Priority to US18/084,669 priority patent/US20230129599A1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/325—Power saving in peripheral device
    • G06F1/3275—Power saving in memory, e.g. RAM, cache
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3206—Monitoring of events, devices or parameters that trigger a change in power modality
    • G06F1/3215—Monitoring of peripheral devices
    • G06F1/3225—Monitoring of peripheral devices of memory devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3243—Power saving in microcontroller unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3287—Power saving characterised by the action undertaken by switching off individual functional units in the computer system
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
    • G06F3/0625—Power saving in storage systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
    • G06F3/0659—Command handling arrangements, e.g. command buffers, queues, command scheduling
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671—In-line storage system
    • G06F3/0673—Single storage device
    • G06F3/0679—Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP]
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/30—Power supply circuits
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D30/00—Reducing energy consumption in communication networks
    • Y02D30/50—Reducing energy consumption in communication networks in wire-line communication networks, e.g. low power modes or reduced link rate

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Microcomputers (AREA)
  • Static Random-Access Memory (AREA)
  • Dram (AREA)

Abstract

Procédé de contrôle d’alimentation La présente description concerne un procédé de contrôle d’alimentation d’une puce mémoire (106) comportant au moins deux blocs mémoire (116a, 116b), dans lequel chaque bloc mémoire reçoit une commande (SLEEP_U0, SLEEP_U1) de mise en mode de veille distincte de celle de l’autre bloc mémoire, de sorte à être individuellement mis en mode de veille. Figure pour l'abrégé : Fig. 3
FR1913805A 2019-12-05 2019-12-05 Procédé de contrôle d’alimentation Active FR3104276B1 (fr)

Priority Applications (3)

Application Number Priority Date Filing Date Title
FR1913805A FR3104276B1 (fr) 2019-12-05 2019-12-05 Procédé de contrôle d’alimentation
US17/111,877 US11567558B2 (en) 2019-12-05 2020-12-04 Power supply control method
US18/084,669 US20230129599A1 (en) 2019-12-05 2022-12-20 Power supply control method

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR1913805 2019-12-05
FR1913805A FR3104276B1 (fr) 2019-12-05 2019-12-05 Procédé de contrôle d’alimentation

Publications (2)

Publication Number Publication Date
FR3104276A1 FR3104276A1 (fr) 2021-06-11
FR3104276B1 true FR3104276B1 (fr) 2022-04-29

Family

ID=69743455

Family Applications (1)

Application Number Title Priority Date Filing Date
FR1913805A Active FR3104276B1 (fr) 2019-12-05 2019-12-05 Procédé de contrôle d’alimentation

Country Status (2)

Country Link
US (2) US11567558B2 (fr)
FR (1) FR3104276B1 (fr)

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5859444A (en) * 1991-08-08 1999-01-12 Mitsubishi Denki Kabushiki Kaisha Semiconductor device
TW347501B (en) * 1996-10-29 1998-12-11 Hitachi Ltd Memory and microcomputer
EP1742143B1 (fr) * 2005-07-06 2018-11-21 STMicroelectronics Srl Procédé et système de gestion de la consommation d'énergie, ainsi que logiciel correspondant
US7624260B2 (en) * 2006-05-04 2009-11-24 Qnx Software Systems Gmbh & Co. Kg System executing a fast boot wake-up
JP5645669B2 (ja) * 2008-01-08 2014-12-24 ブルースカイ・メディカル・グループ・インコーポレーテッド 持続性可変負圧創傷治療法およびその制御法
US8181046B2 (en) * 2008-10-29 2012-05-15 Sandisk Il Ltd. Transparent self-hibernation of non-volatile memory system
US9977732B1 (en) * 2011-01-04 2018-05-22 Seagate Technology Llc Selective nonvolatile data caching based on estimated resource usage
US9335814B2 (en) * 2013-08-28 2016-05-10 Intel Corporation Adaptively controlling low power mode operation for a cache memory
US20160055031A1 (en) * 2014-11-13 2016-02-25 Mediatek Inc. Dual-System Architecture With Fast Recover And Switching Of Operating System
US10310580B2 (en) * 2015-10-09 2019-06-04 Sandisk Technologies Llc Voltage level detection and analog circuit arrangements for memory systems
US10331203B2 (en) * 2015-12-29 2019-06-25 Texas Instruments Incorporated Compute through power loss hardware approach for processing device having nonvolatile logic memory
US10725677B2 (en) * 2016-02-19 2020-07-28 Sandisk Technologies Llc Systems and methods for efficient power state transitions
US10539997B2 (en) * 2016-09-02 2020-01-21 Qualcomm Incorporated Ultra-low-power design memory power reduction scheme
US10379765B2 (en) * 2017-06-27 2019-08-13 Western Digital Technologies, Inc. Geometry-aware command scheduling
CN118069218A (zh) * 2017-09-12 2024-05-24 恩倍科微公司 极低功率微控制器系统
US10712972B2 (en) * 2017-09-29 2020-07-14 Western Digital Technologies, Inc. Read commands scheduling method in storage device
US10489085B2 (en) * 2018-02-28 2019-11-26 Micron Technology, Inc. Latency-based scheduling of command processing in data storage devices
WO2019240751A1 (fr) * 2018-06-11 2019-12-19 Hewlett-Packard Development Company, L.P. Retards de coupure d'alimentation de mémoire
US11393542B2 (en) * 2020-10-07 2022-07-19 Micron Technology, Inc. Reduced-voltage operation of a memory device

Also Published As

Publication number Publication date
US20210173469A1 (en) 2021-06-10
FR3104276A1 (fr) 2021-06-11
US20230129599A1 (en) 2023-04-27
US11567558B2 (en) 2023-01-31

Similar Documents

Publication Publication Date Title
TW200518092A (en) Semiconductor memory device and method for manufacturing same
WO2010101609A3 (fr) Gestion de blocs mémoire
WO2008139441A3 (fr) Dispositif de mémoire à unité de traitement de signal interne
TW200709215A (en) Method and apparatus for incorporating block redundancy in a memory array
US20140266373A1 (en) Integrated delayed clock for high speed isolated spi communication
DE602004014459D1 (de) Halbleiterspeicher mit synchronen/asynchronen -Modus-Auswahl während der Abschaltung
EP2502234A4 (fr) Technique de remplacement de bits pour correction d'erreur de mémoire ram dynamique
WO2005020067A3 (fr) Processeur multi-noyaux et multifiliere
WO2010079450A3 (fr) Système, procédé et appareil pour mémoire à accès contrôlé par sémaphore de cellules ram de composant par un composant externe
EP1548602A4 (fr) Procede de commande de memoire remanente
EP1223583A3 (fr) Dispositif de mémoire synchrone avec un cycle a haute-vitesse
TW200703334A (en) Semiconductor storage device
FI20021620A (fi) Muistirakenne, järjestelmä ja elektroniikkalaite sekä menetelmä muistipiirin yhteydessä
DE60236543D1 (de) Steuerverfahren für einen elektronisch gesteuerten thermostaten
FR3104276B1 (fr) Procédé de contrôle d’alimentation
EP3893241A4 (fr) Circuit d'opération de lecture, mémoire à semi-conducteurs, et procédé d'opération de lecture
CN204975438U (zh) 一种桁架桥h型杆件钻孔模箱
WO2005013324A3 (fr) Acces memoire via une interface de memoire serielle
EP1881399A3 (fr) Système de stockage
DE602004016515D1 (de) Am einsatzort programmierbares gate-array für einen flash- bzw. dynamischen direktzugriffsspeicher
FR3063855B1 (fr) Circuit logique programmable de commande d'une installation electrique, en particulier une installation nucleaire, dispositif et procede de commande associes
KR102031175B1 (ko) 메모리 장치 및 이의 동작방법
WO2007127282A3 (fr) Gestion de la consommation d'énergie du rafraîchissement d'une mémoire
KR20140002182A (ko) 반도체 메모리 장치
FR3105854B1 (fr) Système embarqué

Legal Events

Date Code Title Description
PLFP Fee payment

Year of fee payment: 2

PLSC Publication of the preliminary search report

Effective date: 20210611

PLFP Fee payment

Year of fee payment: 3

PLFP Fee payment

Year of fee payment: 4

PLFP Fee payment

Year of fee payment: 5

PLFP Fee payment

Year of fee payment: 6