FR2272463A1 - Data storage system with interleaved storage units - uses pipeline concept with simplified control and data transfer - Google Patents
Data storage system with interleaved storage units - uses pipeline concept with simplified control and data transferInfo
- Publication number
- FR2272463A1 FR2272463A1 FR7441895A FR7441895A FR2272463A1 FR 2272463 A1 FR2272463 A1 FR 2272463A1 FR 7441895 A FR7441895 A FR 7441895A FR 7441895 A FR7441895 A FR 7441895A FR 2272463 A1 FR2272463 A1 FR 2272463A1
- Authority
- FR
- France
- Prior art keywords
- data
- pipelines
- storage units
- simplified control
- bits
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
- G06F13/1647—Handling requests for interconnection or transfer for access to memory bus based on arbitration with interleaved bank access
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Complex Calculations (AREA)
- Error Detection And Correction (AREA)
Abstract
Control signals for each storage unit are generated at different times by a ring counter. Functional control data for the storage units are fed into shift devices, e.g. pipelines. Data for input is stored by a further pipeline in such a way that the data is available at different times at different positions in the functional control data pipelines. The pipelines pref. have a shift register for each data bit with the individual stages formed by two flip-flops in each case. The system pref. has separate pipelines for storage unit selection bits and byte modification bits, and separate shift registers for storage control, diagnostic and erase bits.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US420492A US3900836A (en) | 1973-11-30 | 1973-11-30 | Interleaved memory control signal handling apparatus using pipelining techniques |
US420490A US3883854A (en) | 1973-11-30 | 1973-11-30 | Interleaved memory control signal and data handling apparatus using pipelining techniques |
Publications (2)
Publication Number | Publication Date |
---|---|
FR2272463A1 true FR2272463A1 (en) | 1975-12-19 |
FR2272463B1 FR2272463B1 (en) | 1976-12-31 |
Family
ID=27024881
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR7441895A Granted FR2272463A1 (en) | 1973-11-30 | 1974-10-25 | Data storage system with interleaved storage units - uses pipeline concept with simplified control and data transfer |
Country Status (4)
Country | Link |
---|---|
JP (1) | JPS5327134B2 (en) |
DE (1) | DE2451273C2 (en) |
FR (1) | FR2272463A1 (en) |
IT (1) | IT1022791B (en) |
-
1974
- 1974-10-11 IT IT2831974A patent/IT1022791B/en active
- 1974-10-18 JP JP11951974A patent/JPS5327134B2/ja not_active Expired
- 1974-10-25 FR FR7441895A patent/FR2272463A1/en active Granted
- 1974-10-29 DE DE19742451273 patent/DE2451273C2/en not_active Expired
Also Published As
Publication number | Publication date |
---|---|
IT1022791B (en) | 1978-04-20 |
DE2451273A1 (en) | 1975-06-05 |
FR2272463B1 (en) | 1976-12-31 |
JPS5327134B2 (en) | 1978-08-07 |
JPS5087249A (en) | 1975-07-14 |
DE2451273C2 (en) | 1982-06-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
NO136125C (en) | CRYPTOGRAPHIC SYSTEM FOR DIGITAL DATA CYRIFTING. | |
SE382516B (en) | SHIFT REGISTER. | |
NL166591C (en) | ERROR-CORRECTING DATA TRANSMISSION SYSTEM. | |
AU456727B2 (en) | Shift register storage units | |
GB1105333A (en) | Data processing systems | |
CA932472A (en) | No clock shift register and control technique | |
US3900836A (en) | Interleaved memory control signal handling apparatus using pipelining techniques | |
JPS5321542A (en) | Error data memory circuit | |
FR2272463A1 (en) | Data storage system with interleaved storage units - uses pipeline concept with simplified control and data transfer | |
JPS52119832A (en) | Electroinc calculator of microprogram control system | |
ES157199U (en) | Device for passing cords and wires through a pipe. (Machine-translation by Google Translate, not legally binding) | |
CA970439A (en) | Shift register | |
FR2260141A1 (en) | Data transfer control for data processor - is used between periodic and non-periodic units employing buffer memory | |
ES292329A1 (en) | Character assembly and distribution apparatus | |
CA962772A (en) | Input control logic for a code reading system | |
ES444381A1 (en) | Transmit and receive digital data channel elastic store | |
GB1390101A (en) | Electronic store for the transmission of binary data | |
SU427388A1 (en) | DEVICE SHIFT | |
FR2456972A1 (en) | Data transfer system including micro-program memory - transmits micro-instructions according to address memory and validates new address code after each sequence has been processed | |
JPS5345938A (en) | Address selection system | |
SU955056A1 (en) | Microprogram control device | |
SU676992A1 (en) | Indication device | |
JPS5214323A (en) | Shift register data transfer control system | |
GB1363800A (en) | Multiplexor | |
GB1139675A (en) | Apparatus for selective processing of information characters in a data processing system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ST | Notification of lapse |