ES259305A1 - Perfeccionamientos en los sistemas de auto-relojeria paar senal binaria de datos - Google Patents
Perfeccionamientos en los sistemas de auto-relojeria paar senal binaria de datosInfo
- Publication number
- ES259305A1 ES259305A1 ES0259305A ES259305A ES259305A1 ES 259305 A1 ES259305 A1 ES 259305A1 ES 0259305 A ES0259305 A ES 0259305A ES 259305 A ES259305 A ES 259305A ES 259305 A1 ES259305 A1 ES 259305A1
- Authority
- ES
- Spain
- Prior art keywords
- data signal
- binary data
- self
- clocking system
- chopping
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/14—Digital recording or reproducing using self-clocking codes
- G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
- G11B20/1407—Digital recording or reproducing using self-clocking codes characterised by the use of two levels code representation depending on a single bit, i.e. where a one is always represented by a first code symbol while a zero is always represented by a second code symbol
- G11B20/1419—Digital recording or reproducing using self-clocking codes characterised by the use of two levels code representation depending on a single bit, i.e. where a one is always represented by a first code symbol while a zero is always represented by a second code symbol to or from biphase level coding, i.e. to or from codes where a one is coded as a transition from a high to a low level during the middle of a bit cell and a zero is encoded as a transition from a low to a high level during the middle of a bit cell or vice versa, e.g. split phase code, Manchester code conversion to or from biphase space or mark coding, i.e. to or from codes where there is a transition at the beginning of every bit cell and a one has no second transition and a zero has a second transition one half of a bit period later or vice versa, e.g. double frequency code, FM code
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/01—Shaping pulses
- H03K5/04—Shaping pulses by increasing duration; by decreasing duration
- H03K5/05—Shaping pulses by increasing duration; by decreasing duration by the use of clock signals or other time reference signals
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
- H04L25/40—Transmitting circuits; Receiving circuits
- H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
- H04L25/4904—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using self-synchronising codes, e.g. split-phase codes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/027—Speed or phase control by the received code signals, the signals containing no special synchronisation information extracting the synchronising or clock signal from the received signal spectrum, e.g. by using a resonant or bandpass circuit
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Computer Networks & Wireless Communication (AREA)
- Physics & Mathematics (AREA)
- Spectroscopy & Molecular Physics (AREA)
- Nonlinear Science (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Control Of Electric Motors In General (AREA)
Abstract
perfeccionamientos en los sistemas de auto-relojería para señal binaria de datos,concerniendo en particular a un sistema para controlar por relojería una señal de datos binaria que tiene un dispositivo uniestable operando cn frecuencia de libre curso correspondiente al ritmo de picado de la señal de datos, caracterizados por constar de medios par trincar la señal de salida del circuito de dicho dispositivo por un tiempo de picado mitad, en respuesta a cada transición de la señal de datos.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US824380A US3114109A (en) | 1959-07-01 | 1959-07-01 | Self-clocking system for binary data signal |
Publications (1)
Publication Number | Publication Date |
---|---|
ES259305A1 true ES259305A1 (es) | 1960-10-01 |
Family
ID=25241249
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ES0259305A Expired ES259305A1 (es) | 1959-07-01 | 1960-06-28 | Perfeccionamientos en los sistemas de auto-relojeria paar senal binaria de datos |
Country Status (6)
Country | Link |
---|---|
US (1) | US3114109A (es) |
CH (1) | CH393420A (es) |
DE (1) | DE1127117B (es) |
ES (1) | ES259305A1 (es) |
GB (1) | GB902450A (es) |
NL (1) | NL252942A (es) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3270288A (en) * | 1963-09-18 | 1966-08-30 | Ball Brothers Res Corp | System for reshaping and retiming a digital signal |
US3488526A (en) * | 1966-08-17 | 1970-01-06 | Sylvania Electric Prod | Bit synchronizer |
US3488478A (en) * | 1967-04-11 | 1970-01-06 | Applied Dynamics Inc | Gating circuit for hybrid computer apparatus |
US3683288A (en) * | 1970-07-31 | 1972-08-08 | Texas Instruments Inc | Frequency modulation demodulator |
US3764920A (en) * | 1972-06-15 | 1973-10-09 | Honeywell Inf Systems | Apparatus for sampling an asynchronous signal by a synchronous signal |
US3935475A (en) * | 1974-08-27 | 1976-01-27 | Gte Laboratories Incorporated | Two-phase MOS synchronizer |
US3959730A (en) * | 1974-09-16 | 1976-05-25 | Rockwell International Corporation | Digital hysteresis circuit |
US4308472A (en) * | 1979-12-03 | 1981-12-29 | Gte Automatic Electric Labs Inc. | Clock check circuit |
US6002280A (en) * | 1997-04-24 | 1999-12-14 | Mitsubishi Semiconductor America, Inc. | Adaptable output phase delay compensation circuit and method thereof |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US2912684A (en) * | 1953-01-23 | 1959-11-10 | Digital Control Systems Inc | Single channel transmission system |
US2714705A (en) * | 1953-03-05 | 1955-08-02 | Rca Corp | Electronic phase shifting system |
US2883525A (en) * | 1954-12-10 | 1959-04-21 | Hughes Aircraft Co | Flip-flop for generating voltagecouple signals |
NL113935C (es) * | 1955-02-23 | |||
US2892936A (en) * | 1955-11-04 | 1959-06-30 | Burroughs Corp | Delay circuit |
US2923820A (en) * | 1956-10-16 | 1960-02-02 | Rca Corp | Phasing system |
US2892943A (en) * | 1958-03-14 | 1959-06-30 | Robert D Tollefson | Multi-pulse synchronizer |
NL245387A (es) * | 1958-11-20 |
-
0
- NL NL252942D patent/NL252942A/xx unknown
-
1959
- 1959-07-01 US US824380A patent/US3114109A/en not_active Expired - Lifetime
-
1960
- 1960-06-25 DE DEJ18338A patent/DE1127117B/de active Pending
- 1960-06-28 ES ES0259305A patent/ES259305A1/es not_active Expired
- 1960-06-30 CH CH740160A patent/CH393420A/de unknown
- 1960-07-01 GB GB23073/60A patent/GB902450A/en not_active Expired
Also Published As
Publication number | Publication date |
---|---|
NL252942A (es) | |
DE1127117B (de) | 1962-04-05 |
US3114109A (en) | 1963-12-10 |
GB902450A (en) | 1962-08-01 |
CH393420A (de) | 1965-06-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES323100A1 (es) | Dispositivo terminal para uso en sistemas de tratamiento de datos multiples. | |
FR2279142A1 (fr) | Horloge electronique | |
ES259305A1 (es) | Perfeccionamientos en los sistemas de auto-relojeria paar senal binaria de datos | |
JPS52119832A (en) | Electroinc calculator of microprogram control system | |
DK112414B (da) | Elektronisk databehandlingsanlæg. | |
ES223614A1 (es) | PERFECCIONAMIENTOS EN APARATOS PARA OBTENER UN NuMERO MáXIMO DE CLAVES INDEPENDIENTES, PARTIENDO DE UN NuMERO MINNICO DE SENALES DE ENTRADA DE CONTROL DE CLAVE | |
ES251584A1 (es) | Circuito manipulador de informacion eléctrica | |
GB892270A (en) | Improvements in and relating to magnetic core code translating circuits | |
BE591289A (fr) | Circuit de commande. | |
JPS5313849A (en) | Output circuit | |
JPS5326634A (en) | Arrang ement sequence alteration unit for digital signal | |
JPS53138250A (en) | Output buffer circuit | |
JPS51112240A (en) | Input output unit control system | |
DK108763C (da) | Datatavle. | |
ES305309A1 (es) | Sistema de manipulaciën de datos con dispositivo operador | |
ES305306A1 (es) | Sistema de manipulaciën de datos con dispositivo operador | |
ES251996A1 (es) | Un mecanismo avisador perfeccionado aplicable a maquinas normales de reloj despertador | |
ES362272A1 (es) | Un dispositivo indicador de funcion en un sistema de trata-miento de datos. | |
ES104581U (es) | Pañal perfeccionado | |
ES255230A1 (es) | Circuito electrico para maquinas de electroerosiën | |
JPS51119483A (en) | Nc control device | |
ES409897A1 (es) | Reloj autoconmutable. | |
JPS5340177A (en) | Input and output control system in remote supervising control system | |
CA579520A (en) | Circuit arrangement for providing a d.c. output | |
JPS5257708A (en) | Signal loss detection circuit |