ES2527581T3 - Procedimiento de protección de la ejecución de un código informático mediante redundancia dinámica - Google Patents
Procedimiento de protección de la ejecución de un código informático mediante redundancia dinámica Download PDFInfo
- Publication number
- ES2527581T3 ES2527581T3 ES11752574.1T ES11752574T ES2527581T3 ES 2527581 T3 ES2527581 T3 ES 2527581T3 ES 11752574 T ES11752574 T ES 11752574T ES 2527581 T3 ES2527581 T3 ES 2527581T3
- Authority
- ES
- Spain
- Prior art keywords
- redundancy
- execution
- function
- executed
- counter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/50—Monitoring users, programs or devices to maintain the integrity of platforms, e.g. of processors, firmware or operating systems
- G06F21/52—Monitoring users, programs or devices to maintain the integrity of platforms, e.g. of processors, firmware or operating systems during program execution, e.g. stack integrity ; Preventing unwanted data erasure; Buffer overflow
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
- G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
- G06F21/75—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information by inhibiting the analysis of circuitry or operation
- G06F21/755—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information by inhibiting the analysis of circuitry or operation with measures against power attack
Landscapes
- Engineering & Computer Science (AREA)
- Computer Security & Cryptography (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Software Systems (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Hardware Redundancy (AREA)
- Retry When Errors Occur (AREA)
Abstract
Procedimiento de proteccion de la ejecución de un c6digo informatico por un microprocesador, estando dividido dicho codigo en funciones elementales (1, 2, 3, 4, 5, 6), comprendiendo dicha ejecución la utilización de un contador, llamado NC, actualizado (11, 12, 13, 14, 15) despues de la ejecución de cada dicha función elemental, y de al menos dos variables de protección r0 y r1, caracterizado porque comprende al menos las etapas de: inicialización de las variables de protección, identificación de un punto de redundancia, despues de cada incremento de contador NC, por la aplicacion de una función de comparación FC a dicho contador NC y a dicha variable, Desencadenamiento de una etapa de redundancia cuando dicha función de comparación FC devuelve un exito, consistiendo dicha etapa de redundancia en la aplicacion de una función booleanas "SENS" a la citada variable r1, y en un inicio, en función del valor de retorno de dicha función SENS, de una función "redundancia posterior" o de as funciones elementales ya ejecutadas antes de que el punto de redundancia sea ejecutado de nuevo, o de una función "redundancia anterior" o las funciones elementales ejecutadas despues de que el punto de redundancia identificado sea ejecutado de nuevo, reanudación de la ejecución de dichas funciones elementales que queden eventualmente por ejecutar.
Description
Claims (1)
-
imagen1 imagen2
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| EP10306148 | 2010-10-21 | ||
| EP10306148A EP2450816A1 (fr) | 2010-10-21 | 2010-10-21 | Procédé de sécurisation de l'exécution d'un code informatique par redondance dynamique |
| PCT/EP2011/065679 WO2012052228A1 (fr) | 2010-10-21 | 2011-09-09 | Procede de securisation de l'execution d'un code informatique par redondance dynamique |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ES2527581T3 true ES2527581T3 (es) | 2015-01-27 |
Family
ID=43881027
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| ES11752574.1T Active ES2527581T3 (es) | 2010-10-21 | 2011-09-09 | Procedimiento de protección de la ejecución de un código informático mediante redundancia dinámica |
Country Status (3)
| Country | Link |
|---|---|
| EP (2) | EP2450816A1 (es) |
| ES (1) | ES2527581T3 (es) |
| WO (1) | WO2012052228A1 (es) |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP1271317A1 (en) * | 2001-06-29 | 2003-01-02 | Nagracard S.A. | System-on-chip with time redundancy operation |
| US7152193B2 (en) * | 2002-08-13 | 2006-12-19 | Lsi Logic Corporation | Embedded sequence checking |
| US20100107245A1 (en) * | 2008-10-29 | 2010-04-29 | Microsoft Corporation | Tamper-tolerant programs |
-
2010
- 2010-10-21 EP EP10306148A patent/EP2450816A1/fr not_active Withdrawn
-
2011
- 2011-09-09 ES ES11752574.1T patent/ES2527581T3/es active Active
- 2011-09-09 EP EP11752574.1A patent/EP2630605B1/fr active Active
- 2011-09-09 WO PCT/EP2011/065679 patent/WO2012052228A1/fr active Application Filing
Also Published As
| Publication number | Publication date |
|---|---|
| EP2630605A1 (fr) | 2013-08-28 |
| WO2012052228A1 (fr) | 2012-04-26 |
| EP2450816A1 (fr) | 2012-05-09 |
| EP2630605B1 (fr) | 2014-08-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| USD703784S1 (en) | Reticle for a riflescope or other projectile-weapon aiming device | |
| USD753785S1 (en) | Reticle for a riflescope or other projectile-weapon aiming device | |
| WO2019133383A8 (en) | Surgical instrument comprising a control circuit | |
| WO2016073625A3 (en) | Data management system | |
| CA2953788C (en) | Automated code lockdown to reduce attack surface for software | |
| WO2014193953A3 (en) | Intraocular lens peripheral surgical systems | |
| EP2759922A3 (en) | Method of performing a function of a device based on motion of the device and device for performing the method | |
| GB2473585A (en) | User defined names for displaying monitored location | |
| EP2733578A3 (en) | User gesture input to wearable electronic device involving movement of device | |
| WO2015022649A3 (en) | Modeling of patient risk factors at discharge | |
| CL2008001531A1 (es) | Método para transformar un bucle secuencial original en un bucle paralelo en una memoria de transacción. | |
| EP2778854A3 (en) | Wearable device and augmented reality device | |
| ATE519514T1 (de) | Nadelschutzvorrichtung | |
| BRPI0701080A2 (pt) | conjunto de cateterizaÇço trans-sÉptica e mÉtodos | |
| WO2011159739A3 (en) | Register mapping techniques for efficient dynamic binary translation | |
| WO2008013826A3 (en) | User space virtualization system | |
| WO2010148054A3 (en) | Processing with compact arithmetic processing element | |
| CL2007002865A1 (es) | Microparticulas que comprenden una sal de baja solubilidad de un bifosfonato, sal o hidrato del mismo, empotrado en una matriz polimerica, en donde la sal se selecciona de calcio, magnesio y zinc; procedimiento de preparacion; composicion farmaceutic | |
| MX349569B (es) | Sistemas y metodos de reglas a base de riesgo para control de aplicaciones. | |
| WO2007047062A3 (en) | Storage of transformed units of data in a memory system having fixed sized storage blocks | |
| BR112016020631A2 (pt) | óxido de cério (iv) com excepcionais propriedades de remoção de arsênico | |
| BR112012012819A2 (pt) | método e sistema para filtrar dados de imagem e uso dos mesmos na endoscopia virtual | |
| WO2015028745A3 (fr) | Composition cosmétique comprenant un polymère sulfonique, un polysaccharide hydrophobe et un tensioactif siliconé | |
| CL2007001514A1 (es) | Compuestos derivados de triazina o diazina sustituida por cromano u isocromano, inhibidores de hsp90; composicion farmaceutica que comprende; y su uso en el tratamiento del cancer. | |
| ES2527581T3 (es) | Procedimiento de protección de la ejecución de un código informático mediante redundancia dinámica |