[go: up one dir, main page]

EP3276648B1 - Gleichstromunterbrechungsvorrichtung - Google Patents

Gleichstromunterbrechungsvorrichtung Download PDF

Info

Publication number
EP3276648B1
EP3276648B1 EP16768053.7A EP16768053A EP3276648B1 EP 3276648 B1 EP3276648 B1 EP 3276648B1 EP 16768053 A EP16768053 A EP 16768053A EP 3276648 B1 EP3276648 B1 EP 3276648B1
Authority
EP
European Patent Office
Prior art keywords
current
switch
direct
circuit breaker
time
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP16768053.7A
Other languages
English (en)
French (fr)
Other versions
EP3276648A4 (de
EP3276648A1 (de
Inventor
Yoshimitsu Niwa
Masayuki Ando
Wataru Sakaguchi
Tetsuya Hasegawa
Takashi Ooshima
Akira DAIBO
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP2015060684A external-priority patent/JP6448431B2/ja
Priority claimed from JP2015060683A external-priority patent/JP6386955B2/ja
Application filed by Toshiba Corp filed Critical Toshiba Corp
Publication of EP3276648A1 publication Critical patent/EP3276648A1/de
Publication of EP3276648A4 publication Critical patent/EP3276648A4/de
Application granted granted Critical
Publication of EP3276648B1 publication Critical patent/EP3276648B1/de
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01H—ELECTRIC SWITCHES; RELAYS; SELECTORS; EMERGENCY PROTECTIVE DEVICES
    • H01H33/00—High-tension or heavy-current switches with arc-extinguishing or arc-preventing means
    • H01H33/02—Details
    • H01H33/59—Circuit arrangements not adapted to a particular application of the switch and not otherwise provided for, e.g. for ensuring operation of the switch at a predetermined point in the AC cycle
    • H01H33/596—Circuit arrangements not adapted to a particular application of the switch and not otherwise provided for, e.g. for ensuring operation of the switch at a predetermined point in the AC cycle for interrupting DC
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01H—ELECTRIC SWITCHES; RELAYS; SELECTORS; EMERGENCY PROTECTIVE DEVICES
    • H01H33/00—High-tension or heavy-current switches with arc-extinguishing or arc-preventing means
    • H01H33/02—Details
    • H01H33/59—Circuit arrangements not adapted to a particular application of the switch and not otherwise provided for, e.g. for ensuring operation of the switch at a predetermined point in the AC cycle
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01H—ELECTRIC SWITCHES; RELAYS; SELECTORS; EMERGENCY PROTECTIVE DEVICES
    • H01H9/00—Details of switching devices, not covered by groups H01H1/00 - H01H7/00
    • H01H9/54—Circuit arrangements not adapted to a particular application of the switching device and for which no provision exists elsewhere
    • H01H9/541—Contacts shunted by semiconductor devices
    • H01H9/542—Contacts shunted by static switch means
    • H01H2009/546—Contacts shunted by static switch means the static switching means being triggered by the voltage over the mechanical switch contacts

Definitions

  • Embodiments of the present invention relate to a direct-current interrupter for interrupting a direct current.
  • a transmission system for transmitting power is generally required to have a function of interrupting a transmitted current in order to deal with an accident or the like.
  • An interrupter is used for this purpose.
  • the direct-current interrupter has a current-carrying path having a switch, and a current-interrupting path connected in parallel to the current-carrying path and capable of gradually decreasing current, for example.
  • the switch on the current-carrying path is closed to pass current through the current-carrying path.
  • a path of current is switched from the current-carrying path to the current-interrupting path to pass the current through the current-interrupting path (commutation). Thereafter, the current through the current-interrupting path is immediately decreased to interrupt the current.
  • switching of the current from the current-carrying path to the current-interrupting path is preferably fast.
  • a current at accident time increases, and the current which the current-interrupting path is to interrupt becomes large. Consequently, a current-interrupting path with a large capacity is required, and there is a possibility that the interrupter increases in size.
  • a direct-current interrupter of the prior art is disclosed in WO-A-2013/071980 .
  • Non-Patent Document 1 Juergen Haefner, Bjoern Jacobson, "Proactive Hybrid HVDC Breakers - A key innovation for reliable HVDC grids", Cigre, The electric power system of the future - Integrating supergrids and microgrids International Symposium in Bologna, Italy 13-15 September, 2011
  • Non-Patent Document 2 Per Skarby, Ueli Steiger "An Ultra-fast Disconnecting Switch for a Hybrid HVDC Breaker - a technical breakthrough", Cigre, Canada conference, Calgary, Canada 9-11 September, 2013
  • a problem to be solved by the present invention is to provide a direct-current interrupter aimed to be small in size.
  • a direct-current interrupter of an embodiment includes the features of claim 1.
  • FIG. 1 illustrates a configuration of a direct-current interrupter of a first embodiment.
  • the direct-current interrupter of the first embodiment has a current-carrying path 10, a current-interrupting path 30, a current detector 21, and a controller 50.
  • the current-interrupting path 30 is connected in parallel to the current-carrying path 10.
  • the current detector 21 detects a current through the whole of the current-carrying path 10 and the current-interrupting path 30.
  • the controller 50 controls a flow of a current through the current-carrying path 10 and the current-interrupting path 30 based on a value of the current detected by the current detector 21.
  • the current-carrying path 10 has a switch 11 as a first switch, a switch 12 as a second switch, a resistor 13, a commutation circuit 14, and a transient voltage suppression circuit 15.
  • the switch 11 and the switch 12 are connected in series.
  • the switch 11 has a first withstand voltage.
  • the switch 11 is closing-controlled or opening-controlled by the controller 50, and switches between conduction and non-conduction of current without depending on a semiconductor circuit breaker 31 (irrelevantly to the semiconductor circuit breaker 31).
  • a switch (gas switch) using an insulating gas such as SF 6 gas can be utilized.
  • a vessel in which electrodes of the switch 11 are housed is filled with the insulating gas.
  • the withstand voltage of the switch 11 is improved, and its miniaturization is achieved.
  • the switch 12 has a second withstand voltage (for example, about several kV) lower than the first withstand voltage.
  • the switch 12 is closing-controlled or opening-controlled by the controller 50, and switches between conduction and non-conduction of current without depending on the semiconductor circuit breaker 31 (irrelevantly to the semiconductor circuit breaker 31).
  • a vacuum switch can be utilized, for example.
  • a vacuum valve 120 (refer to Fig. 3 and Fig. 4 described later) can be utilized for a switch portion of the vacuum switch.
  • the commutation circuit 14 is connected in parallel to the switch 12.
  • the commutation circuit 14 is a current source which outputs a current in a direction opposite to a direction of a current (a direct current flowing through the current-carrying path 10) to be interrupted. Note that these details are described later.
  • the transient voltage suppression circuit 15 is connected in parallel to the switch 12.
  • the transient voltage suppression circuit 15 has, for example, a capacitor 15a and protects the switch 12 from a transient voltage to be applied to the switch 12.
  • the transient voltage suppression circuit 15 is installed for only the switch 12. However, the transient voltage suppression circuit 15 may be installed for both the switches 11, and 12.
  • the current-interrupting path 30 has the semiconductor circuit breaker 31 as a semiconductor switch and a non-linear resistor 32 connected in parallel to this semiconductor circuit breaker 31.
  • the controller 50 starts opening control (interruption control) by which electrodes of the switches 11, 12 are operated to open when a value of a current detected by the current detector 21 exceeds a threshold value set in advance.
  • the controller 50 controls the commutation circuit 14 and promotes switching (commutation) of a current path from the current-carrying path 10 to the semiconductor circuit breaker 31 after the start of the opening control (interruption control). Specifically, the controller 50 controls the commutation circuit 14 and injects a current in a direction opposite to a current direction of the switch 12 into the switch 12, thereby setting a current through the switch 12 (the current-carrying path 10) to "0" (zero). Consequently, the current flowing through the current-carrying path 10 flows through the semiconductor circuit breaker 31.
  • the controller 50 controls the semiconductor circuit breaker 31 in an on state and switches it to an off state after the start of the opening control of the electrodes of the switches 11, 12.
  • the semiconductor circuit breaker 31 is set in the on state, while the switches 11, 12 are interrupted. Moreover, a current in a direction opposite to a current flowing through the switch 12 is injected from the commutation circuit 14 into the switch 12, and the current flowing through the switch 12 (the current-carrying path 10) becomes "0" (zero). Consequently, a path of current switches immediately from the current-carrying path 10 to the current-interrupting path 30 (commutation). Thereafter, the current through the current-interrupting path 30 is decreased immediately, and the current is interrupted.
  • a direct current at normal time is generally considered to flow both from the left to the right and from the right to the left of the figure.
  • This direct-current interrupter can deal with both of these.
  • the direct current at normal time is set to flow from the left to the right of the figure.
  • the switches 11, 12 can switch between conduction and non-conduction of current without depending on the semiconductor circuit breaker 31.
  • the switch 11 has a predetermined large withstand voltage property (described later).
  • a withstand voltage property of the switch 12 is lower than the withstand voltage property of the switch 11.
  • momentary interruption performance (high-speed property of opening and closing) of the switch 12 is higher than momentary interruption performance (high-speed property of opening and closing) of the switch 11. Note that details of the switch 12 will be explained in Fig. 3 and Fig. 4 described later.
  • the switches 11 and 12 are different in not only such properties (withstand voltage property and high-speed property) but also their roles.
  • the switches 11 and 12 are connected in series and controlled by the controller 50, and the respective electrodes are opened and closed.
  • the resistor 13 is connected in parallel to the switch 12. Resistance of this resistor 13 is larger than on-resistance of the semiconductor circuit breaker 31 at current interruption time and smaller than resistance of the non-linear resistor 32 connected in parallel to the semiconductor circuit breaker 31.
  • the switch 11 in an open state is in an insulating state, and its resistance is sufficiently larger than the resistance of the resistor 13 connected in parallel to the switch 12. Therefore, when the switch 11 is in the open state, a large part of a voltage across the switches 11, 12 is applied to the switch 11. Consequently, a dielectric breakdown of the switch 12 is prevented.
  • the current detector 21 detects the current flowing through the whole of the current-carrying path 10 and the current-interrupting path 30 and communicates a value of the detected current to the controller 50. Therefore, the current detector 21 is disposed short of a position in which the current-carrying path 10 and the current-interrupting path 30 on a circuit through which current flows join.
  • the semiconductor circuit breaker 31 is the switch which is controlled by the controller 50 and switches between conduction and non-conduction of current.
  • a combination of an IGBT (Insulated Gate Bipolar Transistor) and a diode can be used.
  • a pair of the IGBT and the diode is connected in inverse parallel (mutually inverse parallel in a forward direction). These two pairs are connected in series in opposite directions (face each other) and set as a unit element.
  • a large number of the unit elements are connected in series and terminals are added to both ends thereof, thereby allowing the semiconductor circuit breaker 31 to be constituted.
  • the semiconductor circuit breaker 31 generally has resistance (on-resistance) in the on state, and a voltage drop is caused by conduction.
  • This voltage drop becomes large depending on the number of the above-described unit elements in series in a case of the semiconductor circuit breaker 31 illustrated in Fig. 1 . That is, the on-resistance of the whole of the semiconductor circuit breaker 31 also becomes large depending on the number of these unit elements in series.
  • the number of the unit elements in series is determined so that the semiconductor circuit breaker 31 which is in an off state due to the current interruption can withstand high voltage to be applied thereto.
  • the necessary number of the unit elements in series when a direct-current voltage is several hundreds of kV is generally a large number to some extent (for example, several hundreds).
  • the normal control of the semiconductor circuit breaker 31 by the controller 50 is as follows.
  • the semiconductor circuit breaker 31 is set in an off state at normal time.
  • the semiconductor circuit breaker 31 is switched to an on state once, thereafter immediately returning it to the off state.
  • the semiconductor circuit breaker 31 can also be controlled other than this normal method.
  • the semiconductor circuit breaker 31 may be set in the on state. Also in this case, because of the on-resistance of the semiconductor circuit breaker 31, current hardly flows through the current-interrupting path 30, and the total current actually flows through the current-carrying path 10.
  • the commutation circuit 14 is connected in parallel to the switch 12. A current injection operation of the commutation circuit 14 is controlled by the controller 50. The commutation circuit 14 is controlled by the controller 50, thereby injecting a current (hereinafter, also referred to as "reverse current") in a direction opposite to a current to be interrupted into the switch 12.
  • a current hereinafter, also referred to as "reverse current”
  • a series circuit in which a capacitor 14a, a reactor 14b, and a semiconductor switch 14c are connected in series can be utilized.
  • the capacitor 14a is charged to a predetermined voltage by an unillustrated charging apparatus.
  • the semiconductor switch 14c open (interruption) and closed (injection) states are controlled by the controller 50.
  • the reactor 14b relaxes a flow of current at injection time. As in the later-described second embodiment and second modified example, it is possible to also omit the reactor 14b. Note that details of an operation of the commutation circuit 14 at current interruption time and a waveform of current at this time are described later.
  • the controller 50 controls the commutation circuit 14 to forcibly cause current, which is injected into the switch 12. A direction of this current is opposite to a direction of a current (current to be interrupted) flowing through the switch 12. Consequently, the current flowing through the whole of the current-carrying path 10 becomes "0" (zero), and the path of current immediately switches from the current-carrying path 10 to the current-interrupting path 30 (semiconductor circuit breaker 31) (commutation).
  • using the commutation circuit 14 makes it possible to achieve commutation from the current-carrying path 10 to the semiconductor circuit breaker 31 while a current at accident time is still small. This makes it possible to suppress a current flowing through the semiconductor circuit breaker 31 and avoid an increase in its allowable current (easy miniaturization of the semiconductor circuit breaker 31).
  • the non-linear resistor 32 is connected in parallel to the semiconductor circuit breaker 31.
  • the non-linear resistor 32 functions at a final stage of the interruption operation of this direct-current interrupter. Specifically, when both the current-carrying path 10 and the semiconductor circuit breaker 31 do not pass current, the non-linear resistor 32 temporarily passes current.
  • the current detected by the current detector 21 is communicated to the controller 50. Then, the controller 50 controls opening and closing of the electrodes of the switches 11, 12, and on/off switching of the semiconductor circuit breaker 31. Further, the controller 50 controls on/off of the commutation circuit 14 which is a source of a reverse current, and an output current thereof.
  • each subordinate controller corresponding to each of these controls inside the controller 50. These subordinate controllers are connected to one another, and information necessary for the controls is communicated and shared.
  • the transient voltage suppression circuit 15 When the transient voltage suppression circuit 15 is not installed, a steep voltage occurs in the switches 11, 12 as soon as a current through the switch 12 is set to "0" (zero). However, installing the transient voltage suppression circuit 15 makes it possible to suppress a transient voltage which occurs as soon as the current is set to "0" (zero) (near a time E in Fig. 3 ).
  • Fig. 3 illustrates a hardware configuration of the vacuum valve 120 which is a switch portion of the switch 12 of the direct-current interrupter.
  • Fig. 4 illustrates a configuration of a vertical magnetic field electrode portion of the vacuum valve 120 in Fig. 3 .
  • the vacuum valve (vacuum switch) 120 which is one kind of switch is used.
  • the vacuum valve 120 has a cylindrical insulating tube 121, a fixed side electrode 122, a movable side electrode 123, a fixed side current-carrying shaft 124, a movable side current-carrying shaft 125, and a bellows 126 as main components.
  • the vacuum valve 120 is also provided with a drive mechanism (not illustrated) for moving the movable side current-carrying shaft 125 in its axial direction.
  • the cylindrical insulating tube 121 is a tube-shaped vessel whose opening portions of both ends are sealed. This vessel is a vacuum vessel whose inside is maintained almost under vacuum.
  • the bellows 126 is disposed in a sliding portion between the insulating tube 121 and the movable side current-carrying shaft 125.
  • the bellows 126 makes it possible to drive the movable side current-carrying shaft 125 in an arrow direction while maintaining a vacuum state in this vacuum vessel (while interrupting from the outside).
  • the vacuum switch does not have a very high withstand voltage property but is excellent in a dielectric recovery characteristic. Therefore, the vacuum switch can be used suitably as the switch 12. After the current through the current-carrying path 10 becomes "0" (zero), a relatively low voltage due to the voltage drop of the semiconductor circuit breaker 31 in the on state is applied to the switch 12. The vacuum switch withstands this low applied voltage and has an excellent dielectric recovery characteristic as the direct-current interrupter.
  • the fixed side electrode 122 and the movable side electrode 123 of this vacuum valve 120 constitute a vertical magnetic field electrode.
  • slits 127, 128 are each disposed in an oblique direction so as to depict a spiral with respect to the center axis. Because this spiral direction (here, right-hand screw direction) is the same in the fixed side electrode 122 and the movable side electrode 123, currents 129, 130 rotate in the same direction. Consequently, a vertical magnetic field 132 is applied to an arc 131 in the vacuum valve 120 by the rotating currents 129, 130.
  • the arc 131 is caused between the fixed side electrode 122 and the movable side electrode 123.
  • the vertical magnetic field 132 is generated by the currents 129, 130 caused by the arc 131.
  • the vertical magnetic field 132 stabilizes the arc 131, which is distributed uniformly over the whole of the electrodes. Consequently, partial damage to the electrodes due to the arc 131 is suppressed. Thus, suppressing the damage to the electrodes makes it possible to maintain the excellent dielectric recovery characteristic.
  • Fig. 5 illustrates a time-series change in current in each of parts of the direct-current interrupter.
  • Fig. 5 illustrates a time-series change in each of a total current 41 which is the sum current of the current flowing through the current-carrying path 10 and the current flowing through the current-interrupting path 30, a current 42 through the semiconductor circuit breaker 31, a current 43 through the switch 12, an applied voltage 45 to the direct-current interrupter.
  • the current flows through only the switch 12 (only the current-carrying path 10). That is, at this stage, the current 42 does not flow through the semiconductor circuit breaker 31 (current-interrupting path 30).
  • an accident is set to occur in a direct-current power transmission system.
  • the total current 41 increases.
  • the controller 50 decides to be an abnormality (detection of occurrence of an accident, time B).
  • the controller 50 starts the interruption control (electrode opening control) for operating the respective electrodes to open them (interruption operation) with respect to the switches 11, 12 (time C).
  • the controller 50 controls the commutation circuit 14, and a reverse current is injected from the commutation circuit 14 into the switch 12 (time D).
  • the reverse current is injected into the switch 12
  • the current 43 through the switch 12 decreases and reaches "0" (zero) (time E). With this, the commutation of the current flowing through the current-carrying path 10 to the current-interrupting path 30 is completed.
  • the current flows through only the semiconductor circuit breaker 31.
  • the current 42 flowing through the semiconductor circuit breaker 31 and the on-resistance thereof cause a certain level of voltage drop 44.
  • this voltage drop 44 (for example, several kV) can be the applied voltage 45 to the direct-current interrupter (a voltage (voltage drop 44) across the semiconductor circuit breaker 31 is applied almost as it is to the switch 12). This is because there is a possibility that an open state of the electrodes of the switch 11 is not established.
  • the switch 12 has the withstand voltage of, as described above, for example, about several kV so as to withstand this voltage drop 44.
  • the controller 50 controls the semiconductor circuit breaker 31, which is set to off (a state in which a flow of current is interrupted).
  • the semiconductor circuit breaker 31 is switched to a state of non-conduction of current by off control. Therefore, at and after the time F, current temporarily flows through the non-linear resistor 32.
  • the current With the same value as that of the current which has flowed through the semiconductor circuit breaker 31 immediately before the stage flows. This causes a relatively large voltage drop (for example, 500 kV) in the non-linear resistor 32, and the current decreases.
  • the direct-current interrupter By operating the direct-current interrupter at such normal timing as illustrated in Fig. 5 , in the switch 11 or 12, the current caused by the arc flows between the electrodes after the opening control of the electrodes thereof, and the electrical resistance increases. Consequently, the current can be more quickly commuted from the current-carrying path 10 to the current-interrupting path 30. That is, the operation of the direct-current interrupter becomes faster.
  • the switch semiconductor circuit breaker 31
  • a power loss at current-carrying time can be greatly decreased.
  • the commutation circuit 14 is disposed in parallel to the switch 12, the current through the current-carrying path 10 can be forcibly commuted quickly (as one example, at about several ms) to the current-interrupting path 30.
  • the capacitor 15a is used for the transient voltage suppression circuit 15, but other than this, for example, such circuits as illustrated in Fig. 7 to Fig. 9 can be employed.
  • Fig. 7 illustrates a series circuit of the capacitor 15a and a reactor 15b.
  • Fig. 8 illustrates a series circuit of the capacitor 15a and a resistor 15c.
  • Fig. 9 illustrates a series circuit of the capacitor 15a, the reactor 15b, and the resistor 15c.
  • the transient voltage suppression circuit 15 can be the series circuit of the capacitor 15a and a reactor 15b, the series circuit of the capacitor 15a and the resistor 15c, or the series circuit of the capacitor 15a, the reactor 15b, and the resistor 15c. Consequently, not only the current flowing between the electrodes of the switch 12 but also the damage to the electrodes due to discharge can be suppressed by the reactor 15b or the resistor 15c.
  • a resistor having a fixed resistance value is used as the resistor 13, but, for example, a non-linear resistor may be used other than this.
  • a lightning arrester element can be utilized as the non-linear resistor.
  • a voltage of the non-linear resistor to be used as the resistor 13 is higher than a voltage due to the on-resistance of the semiconductor circuit breaker 31 and lower than that of the non-linear resistor 32 connected in parallel to the semiconductor circuit breaker 31.
  • the resistance of the non-linear resistor to be used as this resistor 13 preferably decreases at a voltage lower than a limit of the withstand voltage of the switch 12.
  • Fig. 10 illustrates a configuration of a direct-current interrupter of Modified Example 1.
  • the transient voltage suppression circuit 15 is eliminated from the direct-current interrupter of the first embodiment.
  • the direct-current interrupter is capable of operating as a direct-current interrupter. Because this operation can be represented by Fig. 5 similarly to that of the direct-current interrupter of the first embodiment, an explanation thereof is omitted.
  • FIG. 11 a current interrupter of a second embodiment will be explained referring to Fig. 11 .
  • This second embodiment is an example in which a circuit near the switch 12 of the direct-current interrupter of the first embodiment illustrated in Fig. 1 is modified, and the same components as those of the first embodiment are denoted by the same reference signs and an explanation thereof is omitted.
  • a saturable reactor 16 is connected in series to the switch 12.
  • a commutation circuit 14 is constituted by a series circuit of a capacitor 14a and a semiconductor switch 14c.
  • the commutation circuit 14 does not have a reactor 14b but may have the reactor 14b as illustrated in Fig. 2 .
  • the commutation circuit 14, the saturable reactor 16, and the switch 12 constitute a closed circuit.
  • the saturable reactor 16 has changing points of a saturated state and a non-saturated state in a value of current equal to or less than the current which is to be interrupted in the switch 12. This current value is the degree of a direct current at a normal state.
  • a controller 50 controls the commutation circuit 14 and makes the commutation circuit 14 inject a reverse current into the switch 12 at the time point of the time D after the opening control (interruption) of the switch 12 at the time C.
  • Fig. 13 illustrates a configuration of a direct-current interrupter of Modified Example 2.
  • a transient voltage suppression circuit 15 is eliminated from the direct-current interrupter of the second embodiment.
  • the direct-current interrupter is capable of operating as a direct-current interrupter. Because this operation can be represented by Fig. 12 similarly to that of the direct-current interrupter of the second embodiment, an explanation thereof is omitted.
  • This third embodiment is a modified example of the direct-current interrupter of the first embodiment illustrated in Fig. 1 , and the same components as those of the first embodiment are denoted by the same reference signs and an explanation thereof is omitted.
  • an interelectrode distance detector 22 is installed on the switch 12 of the first embodiment.
  • the interelectrode distance detector 22 detects an interelectrode distance of the switch 12 and notifies it to a controller 50.
  • the controller 50 controls the switch 12 and a commutation circuit 14 based on the interelectrode distance of the switch 12 notified from the interelectrode distance detector 22.
  • the switch 12 is controlled in consideration of a time C1.
  • the time C1 is a time at which an electrode distance of the switch 12 reaches a predetermined distance and is predicted from the time C of the start of the electrode opening control to the switch 12.
  • the controller 50 determines a timing at which a semiconductor switch 14c of the commutation circuit 14 is turned on and controls the commutation circuit 14 so that the commutation from a current-carrying path 10 to a current-interrupting path 30 is completed at a time point later than this time C1 (commutation completion is at the time E).
  • the interelectrode distance of the switch 12 detected by the interelectrode distance detector 22 is continuously communicated to the controller 50.
  • the controller 50 prediction calculates the time C1 at which the electrode distance of the switch 12 detected by the interelectrode distance detector 22 reaches the predetermined distance (threshold value).
  • the controller 50 controls electrode opening of the switch 12 at a start timing (time C) of the electrode opening control to the switch 12 before the time C1. An operation thereafter is the same as that in the first embodiment.
  • the interelectrode distance detector 22 is installed on the switch 12, and control timing of the switch 12 is acquired. Therefore, from becoming a state in which the withstand voltage property of the switch 12 is secured sufficiently, voltage application to the switch 12 corresponding to the voltage drop caused by a semiconductor circuit breaker 31 occurs (a period therefor is at and after the time E to the time F). Consequently, in the operation of the switch 12, a very desirable result can be obtained.
  • the interelectrode distance detector 22 is installed on the switch 12, and the interelectrode distance of the switch 12 is detected to perform the interruption control.
  • the time at which the distance between the electrodes reaches the predetermined distance is detected in advance. Therefore, without installing the interelectrode distance detector 22, the time C1 at which the electrode distance of the switch 12 reaches the predetermined distance is predicted from the time C of the start of the electrode opening control to the switch 12, and control according to elapsed time after the interruption operation start is also allowable.
  • Fig. 16 illustrates a configuration of a direct-current interrupter of Modified Example 3.
  • a transient voltage suppression circuit 15 is eliminated from the direct-current interrupter of the third embodiment.
  • the direct-current interrupter is capable of operating as a direct-current interrupter. Because this operation can be represented by Fig. 15 similarly to that of the direct-current interrupter of the second embodiment, an explanation thereof is omitted.
  • This fourth embodiment is a modified example of the direct-current interrupters of the first and third embodiments illustrated in Fig. 1 and Fig. 14 , and the same components as those of the first and third embodiments are denoted by the same reference signs and an explanation thereof is omitted.
  • an interelectrode distance detector 23 is increased on the switch 11 of the first embodiment.
  • the interelectrode distance detector 23 detects an interelectrode distance of the switch 11 and notifies it to a controller 50.
  • the controller 50 controls the switch 11 and a semiconductor circuit breaker 31 based on the interelectrode distance of the switch 11 notified from the interelectrode distance detector 23 or elapsed time after the electrode opening control.
  • control of a switch 12 is performed in consideration of a time C2.
  • the time C2 is a time which is predicted from the time C of the start of the electrode opening control to the switch 11 and at which an electrode distance of the switch 11 reaches a predetermined distance.
  • the controller 50 controls the semiconductor circuit breaker 31 in the on state at a time point (for example, time F) later than this time C2 so as to switch to off (state of switching off current).
  • the interelectrode distance of the switch 11 detected by the interelectrode distance detector 22 is constantly communicated to the controller 50.
  • the controller 50 prediction calculates the time C2 at which the electrode distance of the switch 11 detected by the interelectrode distance detector 23 reaches the predetermined distance (threshold value) set in advance.
  • the controller 50 determines a start timing (time C) of the electrode opening control to the switch 11 before the time C2 and performs the interruption control of the switch 11 and the semiconductor circuit breaker 31. An operation thereafter is the same as those in Modified examples 1, 3.
  • the interelectrode distance detector 23 is disposed on the switch 11, and control timing of the switch 11 is acquired. Therefore, from becoming a state in which the withstand voltage property of the switch 11 is secured sufficiently, a high applied voltage to the direct-current interrupter occurs (a period therefor is at and after the time F). Consequently, in the operation of the switch 11, a very desirable result can be obtained.
  • the interelectrode distance detector 23 is disposed on the switch 11, and the interelectrode distance of the switch 11 is detected to perform the interruption control.
  • the time at which the distance between the electrodes reaches the predetermined distance is detected in advance. Therefore, without disposing the interelectrode distance detector 23, the time C2 until the electrode distance of the switch 11 reaches the predetermined distance is predicted from the time C of the start of the electrode opening control to the switch 11, and control according to elapsed time after the interruption operation start (after the start of the electrode opening control of the switch 11) is also allowable.
  • Fig. 19 illustrates a configuration of a direct-current interrupter of Modified Example 4.
  • a transient voltage suppression circuit 15 is eliminated from the direct-current interrupter of the fourth embodiment.
  • the direct-current interrupter is capable of operating as a direct-current interrupter. Because this operation can be represented by Fig. 18 similarly to that of the direct-current interrupter of the second embodiment, an explanation thereof is omitted.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Driving Mechanisms And Operating Circuits Of Arc-Extinguishing High-Tension Switches (AREA)

Claims (14)

  1. Gleichstromunterbrecher, der umfasst:
    einen stromführenden Pfad (10) zum Führen eines Gleichstroms, der umfasst:
    einen ersten Schalter (11), und
    einen zweiten Schalter (12), der mit dem ersten Schalter (11) in Reihe geschaltet ist und eine Stehspannung aufweist, die niedriger als eine Stehspannung des ersten Schalters (11) ist;
    einen Kommutierungskreis (14), der mit dem zweiten Schalter (12) parallelgeschaltet ist und ausgestaltet ist, einen Strom in einer Richtung, die einer Richtung des Gleichstroms entgegengesetzt ist, in den zweiten Schalter (12) einzuspeisen;
    einen Halbleiter-Leistungsschalter (31), der mit dem stromführenden Pfad (10) parallelgeschaltet ist;
    einen nichtlinearen Widerstand (32), der mit dem stromführenden Pfad (10) parallelgeschaltet ist, dadurch gekennzeichnet, dass er ferner mindestens eines von Folgendem umfasst:
    eine Spannungsunterdrückungsschaltung (15), die mit dem zweiten Schalter (12) parallelgeschaltet ist und einen zweiten Kondensator (15a) umfasst, und
    einen dritten nichtlinearen Widerstand (13), der mit dem zweiten Schalter (12) parallelgeschaltet ist.
  2. Gleichstromunterbrecher nach Anspruch 1,
    wobei der Kommutierungskreis (14) einen Kondensator (14a) und einen Schalter (14c) umfasst, die miteinander in Reihe geschaltet sind.
  3. Gleichstromunterbrecher nach Anspruch 2,
    wobei der Kommutierungskreis (14) ferner eine Drossel (14b) umfasst, die mit dem Kondensator (14a) und dem Schalter (14c) in Reihe geschaltet ist.
  4. Gleichstromunterbrecher nach Anspruch 1,
    wobei die Spannungsunterdrückungsschaltung (15) ferner umfasst:
    eine zweite Drossel (15b), die mit dem zweiten Kondensator (15a) in Reihe geschaltet ist;
    einen zweiten Widerstand (15c), der mit dem zweiten Kondensator (15a) in Reihe geschaltet ist;
    eine zweite Drossel (15b) und einen zweiten Widerstand (15c), die mit dem zweiten Kondensator (15a) in Reihe geschaltet sind.
  5. Gleichstromunterbrecher nach Anspruch 1, der ferner eine Sättigungsdrossel (16) umfasst, die mit dem ersten und dem zweiten Schalter (11, 12) in Reihe geschaltet ist,
    wobei der zweite Schalter (12) und die Sättigungsdrossel (16), die in der Reihe geschaltet sind, mit dem Kommutierungskreis (14) parallelgeschaltet sind.
  6. Gleichstromunterbrecher nach Anspruch 1,
    wobei der zweite Schalter (12) ein Vakuumschalter ist.
  7. Gleichstromunterbrecher nach Anspruch 6,
    wobei der zweite Schalter (12) ein Vakuumschalter ist, der eine Elektrode mit vertikalem Magnetfeld aufweist.
  8. Gleichstromunterbrecher nach Anspruch 1,
    wobei der erste Schalter (11) ein Gasschalter ist.
  9. Gleichstromunterbrecher nach Anspruch 1, der ferner eine Steuerung (50) umfasst, die ausgestaltet ist zum:
    Starten von Unterbrechungssteuerung zum Unterbrechen des ersten und des zweiten Schalters (11, 12), wenn eine Anomalie in dem Gleichstrom festgestellt wird, der durch den stromführenden Pfad (10) fließt,
    Schalten eines Pfades des Gleichstroms von dem stromführenden Pfad zu dem Halbleiter-Leistungsschalter (31) durch Steuern des Kommutierungskreises (14) und Einspeisen des Stroms in einer entgegengesetzten Richtung in den zweiten Schalter (12) nach dem Start der Unterbrechungssteuerung, und
    Steuern des Halbleiter-Leistungsschalters (31) und der Schalter von ein auf aus nach dem Schalten.
  10. Gleichstromunterbrecher nach Anspruch 9,
    wobei die Steuerung (50) die Steuerung des Kommutierungskreises nach einer vorbestimmten Zeit ab dem Öffnen des zweiten Schalters (12) startet.
  11. Gleichstromunterbrecher nach Anspruch 9, der ferner einen Detektor (11) umfasst, der ausgestaltet ist, einen Elektrodenabstand des zweiten Schalters (12) festzustellen,
    wobei die Steuerung (50) die Steuerung des Kommutierungskreises (14) basierend auf dem festgestellten Elektrodenabstand startet.
  12. Gleichstromunterbrecher nach Anspruch 9,
    wobei die Steuerung (50) den Halbleiter-Leistungsschalter (31) steuert und nach einer vorbestimmten Zeit nach dem Öffnen des ersten Schalters (11) von ein auf aus schaltet.
  13. Gleichstromunterbrecher nach Anspruch 9, der ferner einen Detektor (11) umfasst, der ausgestaltet ist, einen Elektrodenabstand des ersten Schalters (11) festzustellen, wobei die Steuerung (50) den Halbleiter-Leistungsschalter (31) basierend auf dem festgestellten Elektrodenabstand von ein auf aus schaltet.
  14. Gleichstromunterbrecher nach Anspruch 13,
    wobei die Steuerung (50) den Halbleiter-Leistungsschalter (31) von ein auf aus schaltet, wenn der Elektrodenabstand einen vorbestimmten Abstand erreicht, nachdem der Kommutierungskreis (14) den Strom in einer entgegengesetzten Richtung in den zweiten Schalter (12) eingespeist hat.
EP16768053.7A 2015-03-24 2016-03-22 Gleichstromunterbrechungsvorrichtung Active EP3276648B1 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2015060684A JP6448431B2 (ja) 2015-03-24 2015-03-24 直流遮断装置
JP2015060683A JP6386955B2 (ja) 2015-03-24 2015-03-24 直流遮断装置および直流遮断方法
PCT/JP2016/001649 WO2016152147A1 (ja) 2015-03-24 2016-03-22 直流遮断装置

Publications (3)

Publication Number Publication Date
EP3276648A1 EP3276648A1 (de) 2018-01-31
EP3276648A4 EP3276648A4 (de) 2018-12-05
EP3276648B1 true EP3276648B1 (de) 2020-01-29

Family

ID=56979074

Family Applications (1)

Application Number Title Priority Date Filing Date
EP16768053.7A Active EP3276648B1 (de) 2015-03-24 2016-03-22 Gleichstromunterbrechungsvorrichtung

Country Status (2)

Country Link
EP (1) EP3276648B1 (de)
WO (1) WO2016152147A1 (de)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11694864B2 (en) * 2020-09-30 2023-07-04 Eaton Intelligent Power Limited Vacuum interrupter with trap for running cathode tracks
DE102020134773A1 (de) * 2020-12-22 2022-06-23 Elpro Gmbh Leistungsschalter für gleichströme

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55126923A (en) * 1979-03-22 1980-10-01 Tokyo Shibaura Electric Co Dc breaker
JPS57151121A (en) * 1981-03-14 1982-09-18 Tokyo Shibaura Electric Co Hybrid switching device
JPH0514690Y2 (de) * 1985-06-29 1993-04-19
JP3245716B2 (ja) * 1991-02-12 2002-01-15 株式会社日立製作所 電流遮断装置
JP3355066B2 (ja) * 1995-06-28 2002-12-09 三菱電機株式会社 両方向直流遮断器
EP2780923B1 (de) * 2011-11-18 2015-04-22 ABB Technology AG Hvdc-hybridleistungsschalter mit dämpferschaltung
WO2013182231A1 (en) * 2012-06-05 2013-12-12 Abb Technology Ltd A method and an arrangement for limiting the current in an electrical power transmission system
JP6049957B2 (ja) * 2014-09-26 2016-12-21 三菱電機株式会社 直流遮断器

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
None *

Also Published As

Publication number Publication date
EP3276648A4 (de) 2018-12-05
EP3276648A1 (de) 2018-01-31
WO2016152147A1 (ja) 2016-09-29

Similar Documents

Publication Publication Date Title
JP6223887B2 (ja) 直流遮断装置、直流遮断方法
US9948089B2 (en) DC circuit breaker device
US10910817B2 (en) DC circuit breaker
US10476255B2 (en) DC circuit breaker
EP3242309B1 (de) Hochspannungsgleichstromschutzschalter
JP6042035B2 (ja) 直流遮断装置
EP3413330B1 (de) Gleichstromschutzschalter
EP3309809B1 (de) Gleichstromunterbrechungsvorrichtung, gleichstromunterbrechungsverfahren
EP3276648B1 (de) Gleichstromunterbrechungsvorrichtung
JP6448431B2 (ja) 直流遮断装置
JP6386955B2 (ja) 直流遮断装置および直流遮断方法
JP2018533835A (ja) 電流の強制振動を用いた、高電圧ｄｃネットワーク用の回路遮断器
US11049677B2 (en) Inverse current injection-type direct current blocking device and method using vacuum gap switch
WO2016199407A1 (ja) 直流遮断装置、直流遮断方法
EP2656363B1 (de) Schaltanordnung
AU2010366069A1 (en) Switching arrangement

Legal Events

Date Code Title Description
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE

PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20171020

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

DAV Request for validation of the european patent (deleted)
DAX Request for extension of the european patent (deleted)
A4 Supplementary search report drawn up and despatched

Effective date: 20181106

RIC1 Information provided on ipc code assigned before grant

Ipc: H01H 9/54 20060101ALN20181029BHEP

Ipc: H01H 33/59 20060101AFI20181029BHEP

RIC1 Information provided on ipc code assigned before grant

Ipc: H01H 9/54 20060101ALN20190809BHEP

Ipc: H01H 33/59 20060101AFI20190809BHEP

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

INTG Intention to grant announced

Effective date: 20190923

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 1229037

Country of ref document: AT

Kind code of ref document: T

Effective date: 20200215

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602016028789

Country of ref document: DE

REG Reference to a national code

Ref country code: SE

Ref legal event code: TRGR

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20200129

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200429

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200129

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200129

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200621

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200129

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200129

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200430

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200429

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200529

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200129

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200129

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200129

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200129

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200129

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200129

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200129

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200129

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200129

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200129

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602016028789

Country of ref document: DE

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 1229037

Country of ref document: AT

Kind code of ref document: T

Effective date: 20200129

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20200331

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200322

26N No opposition filed

Effective date: 20201030

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200322

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200129

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200331

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200129

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200129

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200129

Ref country code: MT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200129

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200129

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200129

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200129

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200331

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20231229

Year of fee payment: 9

Ref country code: GB

Payment date: 20240108

Year of fee payment: 9

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: SE

Payment date: 20240103

Year of fee payment: 9

Ref country code: IT

Payment date: 20240212

Year of fee payment: 9

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: CH

Payment date: 20240401

Year of fee payment: 9