[go: up one dir, main page]

EP1384281B1 - Antenna interface unit - Google Patents

Antenna interface unit Download PDF

Info

Publication number
EP1384281B1
EP1384281B1 EP02722541A EP02722541A EP1384281B1 EP 1384281 B1 EP1384281 B1 EP 1384281B1 EP 02722541 A EP02722541 A EP 02722541A EP 02722541 A EP02722541 A EP 02722541A EP 1384281 B1 EP1384281 B1 EP 1384281B1
Authority
EP
European Patent Office
Prior art keywords
isolator
matching circuit
multiplexer
ferro
tunable
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP02722541A
Other languages
German (de)
French (fr)
Other versions
EP1384281A2 (en
Inventor
Stanley S. Toncich
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Wireless Corp
Original Assignee
Kyocera Wireless Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US09/904,631 external-priority patent/US6690251B2/en
Application filed by Kyocera Wireless Corp filed Critical Kyocera Wireless Corp
Publication of EP1384281A2 publication Critical patent/EP1384281A2/en
Application granted granted Critical
Publication of EP1384281B1 publication Critical patent/EP1384281B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01PWAVEGUIDES; RESONATORS, LINES, OR OTHER DEVICES OF THE WAVEGUIDE TYPE
    • H01P1/00Auxiliary devices
    • H01P1/20Frequency-selective devices, e.g. filters

Definitions

  • Wireless communication devices such as, but not limited to, wireless telephones, use many electronic components to transmit and receive signals over the air.
  • a transceiver is the part of a wireless telephone that actually sends and receives signals.
  • the front end of a transceiver is the portion of a transceiver closest to the air interface in the signal path.
  • the front end includes an antenna and several components near the antenna in the signal path.
  • Several of the components required in the front end of the transceiver are power amplifiers (PA's), isolators, low noise amplifiers (LNA's) and multiplexers.
  • PA's power amplifiers
  • LNA's low noise amplifiers
  • multiplexers Several of the components required in the front end of the transceiver are power amplifiers (PA's), isolators, low noise amplifiers (LNA's) and multiplexers.
  • PA's power amplifiers
  • LNA's low noise amplifiers
  • multiplexers multiplexers.
  • Each of these components are typically manufactured
  • the packaged PA is comprised of a high performance FET (e.g., GaAs) placed on a ceramic or other substrate.
  • a high performance FET e.g., GaAs
  • Other active devices can be used, such as, for example, bipolar junction transistors (BJT's) and high electron mobility transistors (HEMT's).
  • BJT's bipolar junction transistors
  • HEMT's high electron mobility transistors
  • the matching circuits may be patterned on the ceramic substrate, or they may be fabricated using lumped surface mount technology (SMT) components.
  • SMT lumped surface mount technology
  • multi-stage PA devices may be used as well. This means that one PA device may include more than one amplifying transistor. This may be necessary for a number of reasons. One possible reason is to produce the required gain.
  • interstage impedance matching circuits may be used as well, to match between the output of one stage and the input of the following stage.
  • the inputs, outputs and bias lines to the FET are routed down to the ceramic substrate. After passing through the matching circuits, the input and output lines are routed off of the substrate down to the underlying printed wire board (made of FR-4 in most cases) through connectors on the PA package. Further wire bonding may be required to connect the package pads to the input, output and bias lines.
  • the package further comprises some kind of packaging (typically polymer) encasing, in whole or in part, the FET and the ceramic substrate holding the matching circuits.
  • packaging typically polymer
  • the input and output bias leads can be found at the edge of the packaging.
  • Isolators, duplexers, diplexers and low noise amplifiers are handled in much the same way. As packaged devices, they each have their separate substrates with their separate matching circuits bringing their input and output impedances to 50 ohms.
  • a duplexer is one of the primary components in a transceiver front end.
  • the duplexer has three ports (a port is an input or an output). One port is coupled to an antenna. A second port is coupled to the transmit signal path of the transceiver.
  • the duplexer couples the transmit path to the antenna, so that the transmit signal can be transmitted on the antenna.
  • a third port is coupled to the receive path of the transceiver.
  • the antenna coupled the antenna to the receive path, so that the received signal can be received by the receive path of the transceiver.
  • the duplexer An important function of the duplexer is to isolate the transmit signal from the receive path of the transceiver.
  • the transmit signal is typically much stronger than the receive signal. Some of the transmit signal inherently gets down the receive path. But this transmit signal going down the receive path must be greatly reduced (or attenuated). Otherwise, the transmit signal going down the receive path will swamp, or overwhelm, the receive signal. Then the wireless telephone will not be able to identify and decode the receive signal for the user.
  • the antenna interface comprises a multiplexer, a power amplifier and a power amplifier matching circuit coupled between the multiplexer and the power amplifier.
  • the antenna interface comprises a first multiplexer, a diplexer and a matching circuit coupled between the diplexer and multiplexer.
  • Tunable filters with ferroelectric capacitors are described in EP 843374A (Sharp Kabushii Kaisha) 9 Apr 2003 (09.04.2003) and WO 00/35042 (Paratek Microwave, Inc.) 15 Jun 2000 (15.06.2000)..
  • the required attenuation of the transmit signal going down the receive path is achieved at some expense.
  • the duplexer also attenuates the transmit signal going to the antenna for transmission. This attenuation in the transmit signal going to the antenna is known as loss. It would be beneficial to reduce the transmit path loss in the duplexer.
  • the duplexer typically must be large accomplish the receive path attenuation of the transmit signal. Consumers are continually demanding smaller and smaller wireless telephones with more and more features and better performance. Thus, it would be beneficial to reduce the size of the duplexer while maintaining or improving the transmit signal attenuation in the receive path and simultaneously maintaining or improving the transmit signal loss to the antenna.
  • Transceivers account for a significant portion of the cost, size and power consumption of wireless communication devices.
  • the front end including antennas, duplexers, diplexers, isolators, PA's, LNA's and their matching circuits accounts for a significant portion of the cost, size and power consumption of the transceiver. It would be beneficial to reduce the cost, size and power consumption of these parts, individually and together.
  • the present invention provides a ferro-electric tunable duplexer integrated with one or more of the other parts. This combination is referred to herein as an antenna interface unit. More specifically, in addition to adding F-E tunability, the present invention integrates one or more of the above components on one substrate. The components are integrated on one substrate either by placing each component, with the appropriate matching circuit directly on the substrate, or by direct fabrication of the component and matching circuit into or onto the substrate.
  • the PA active device e.g., GaAs FET
  • the matching circuits for the components may be patterned or placed on the common substrate.
  • the matching circuits for the PA would be patterned or placed on this substrate.
  • the isolator if used, could be fabricated directly on this common substrate or mounted as a discrete component.
  • the matching circuit between the isolator and the duplexer would be patterned or fabricated on the substrate.
  • the isolator would have its junction patterned on this substrate, with the ferrite puck, magnet and shield placed over it.
  • a stripline duplexer may be preferred as it would use the common substrate as one half of each resonator. Additionally, its length is shorter than a corresponding microstrip realization. Whatever type of duplexer is used, any coupling and tuning capacitors would be patterned on the common substrate. It will be understood that the same kind of integration can be carried out for the LNA, diplexer and antenna matching circuits. If mimimum loss is a key requirement for a post PA BPF, duplexer or multiplexer, then a low loss substrate must be used as is well known to those skilled in the art.
  • the topology of the matching circuits would be typical matching circuit topologies with two key exceptions: (1) they would be integrated with the other parts and matching circuits on the common substrate and (2) they may comprise F-E tunable components, though they need not all comprise F-E tunable components.
  • the PA and isolator matching circuits would typically be pi matching circuits (shunt capacitor, series inductor or microstrip line, shunt capacitor).
  • the isolator typically uses series or shunt reactive circuits.
  • the diplexer and duplexer matching circuits would typically be simply series input and output capacitors.
  • the antenna matching circuit would be a pi or T circuit with L-C ladders creating a higher order matching circuit.
  • the duplexer would be as claimed in US 2002/0163400 (Toncich) 7 Nov 2002 (07.11.2002).
  • an integrated antenna interface unit (AIU) 12 is shown. While a duplexer is shown, as is common in a CDMA handset, a multiplexer could be used as well. While the description that follows specifies a duplexer throughout, it is to be understood that a multiplexer or BPF could be substituted for the duplexer.
  • a PA unit 20, an isolator unit 24, and a duplexer 28 are all attached to a common substrate 16, eliminating the need for individual substrates for each of these components.
  • the substrate is preferably made of a carefully selected material.
  • the substrate parameters that are typically critical are dielectric constant, loss tangent, thermal properties, cost and ease of processing. Typically, a dielectric constant should be less than about 40, and the loss tangent should be less than about 0.001 in the frequency range of interest.
  • a low loss substrate may be more expensive than a higher loss substrate.
  • a designer must frequently balance the issues of cost and performance parameters such as loss. Additionally, metal loss must also be minimized.
  • a substrate must be chosen that can accommodate a low loss metal.
  • Advantages of integration of components with a multiplexer include: (1) reduction of the overall loss associated with the integrated device compared to that arising from using discrete parts, thus making it easier to meet specifications; (2) reduction of the footprint of the Tx chain in the sybsystem; (3) reduction of the overall parts count, especially as far as a manufacturer of a wireless communication device is concerned; (4) reduction of cost due to reduced packaging and parts count, (5) integration of f-e tunable components with lower added loss and occupying less space than if introduced as individual, lumped element components.
  • a PA-to-isolator matching circuit 41 disposed on the substrate 16, couples the PA unit to the isolator unit 24.
  • An isolator-to-duplexer matching circuit 44 disposed on the substrate 16, couples the isolator to the duplexer.
  • an isolator is used, but it is optional. If no isolator is used, it will be understood that the isolator is removed and the PA-to-isolator matching circuit and the isolator-to-duplexer matching circuit is replaced by a PA-to-duplexer matching circuit.
  • an isolator is used in a design such as disclosed herein. The reasons are: (1) To provide a certain load impedance to the device preceding the isolator (the PA in this case); and (2) To prevent unwanted signals from propogating back into the device preceding the isolator (the PA in this case). Unwanted signals propagating back to the PA can cause unacceptable mixing or distortion or both to be created which can render the overall design unacceptable.
  • the isolator can be eliminated. This is true when: (1) The PA can be presented an acceptable load under operating conditions; or (2) The isolator can be replaced by a suitable coupler or passive hybrid device that reduces the effect of reverse power propagation on the desired signal path. Passive couplers or passive hybrid couplers can be more easily implemented by direct fabrication on the substrate as outlined in this application.
  • the AIU 12 may not include a PA 20 or an isolator 24.
  • the AIU always has a tunable multiplexer and some other component on a common substrate. Other than that, there are many possible components that can be integrated with the multiplexer to form the AIU.
  • the PA and isolator are just two examples.
  • the PA may include multiple active devices. This is called a multi-stage PA.
  • the discussion will be in terms of one active device, but it will be understood by those skilled in the art that this discussion could be applied to multi-stage PA's.
  • the impedance matches do not have to be to the industry standard 50 ohms. Instead, the impedance match can be from the natural output impedance, Zo, of one component to the natural input impedance, Zi of the next component.
  • the PA-to-isolator matching circuit 41 will match the impedance from 2.5 ohms at the PA unit 20 to 12.5 ohms at the isolator unit 24.
  • the PA unit would typically have its own substrate, and the isolator unit would typically have its own substrate.
  • the PA unit would have its own matching circuit which would match from the output of the PA (e.g., 2.5 ohms) up to 50 ohms.
  • the isolator unit would have its own matching circuit which would match from 50 ohms down to the isolator (e.g., 12.5 ohms). There would be additional loss in the signal in this match up to 50 ohms from 2.5 ohms and back down to 12.5 ohms from 50 ohms.
  • a further advantage in matching from the natural ouput impedance of one device to the natural input impedance of another device is that a simpler topology in the matching network may often be used when Zo and Zi are closer in value than they are to the industry standard 50 ohms, for example.
  • a simpler matching network will result in less added variation due to component variation than does a more complex network.
  • each device is typically matched to the industry standard 50 ohms.
  • the duplexer 28 is a low loss tunable duplexer, as described in US 2002/0163400 (Toncich) 7 Nov 2002 (07.11.2002). Ferro-electric components such as ferro-electric capacitors are used to tune the duplexer.
  • the integrated antenna interface unit has significantly less loss in the transmit path than non-integrated transmit chains. Integrating components, the PA, for example, eliminates lossy attachments, which are described in US 2002/0175878 (Kyocera Wireless Corp.) 28 Nov 2002 (28.11.2002). Specifically, an electrical connection between the PA substrate and the common substrate is eliminated. In the prior art, the PA is typically manufactured on its own substrate. When a communication device is made, incorporating the PA, an electrical connection must be made between the PA substrate and the common substrate. Whether this is accomplished by surface mount technology (SMT), hand soldering, wire bonding, or some other attachment method, attachment losses are added. By mounting the PA directly on the common substrate, these losses are avoided.
  • SMT surface mount technology
  • a PA 50 has an input 52 and an output 54.
  • the output 54 is coupled to a first capacitor 56.
  • the first capacitor 56 is also coupled to ground.
  • the output 54 is also coupled to an inductive element 58.
  • the inductive element 58 may be a lumped element inductor, a microstrip line, or any other inductive element known in the art.
  • the inductive element 58 is also coupled to a second capacitor 60.
  • the junction between the inductive element 58 and the second capacitor 60 forms the output 65 of the PA matching circuit 48.
  • the output 54 of the PA 50 is also coupled to a bias circuit.
  • the bias circuit typically comprises an inductor 68, a third capacitor 71 and a voltage source 74.
  • the matching circuit 72 is similar to the matching circuit 48 shown in Fig. 2, except that the matching circuit 72 in Fig. 3 has an additional inductive element 74 and an additional capacitor 76. Also, the output 78 of this matching circuit 72 is at the junction of the inductive element 74 and the capacitor 76. Any or all of the inductive and capacitive components may be tunable.
  • the PA is placed directly on the substrate 16, and the matching circuit described with reference to Fig. 2 is fabricated directly on the substrate 16.
  • the capacitors may be fabricated directly on the substrate 16 as interdigital capacitors, gap capacitors or overlay capacitors, as is well known in the art.
  • the capacitors 56 and 60 may be tunable, using low loss tunable ferro-electric materials and methods as described in US 2002/0163400 (Toncich) 7 Nov 2002 (07.11.2002) and US 2002/0175878 (Kyocera Wireless Corp.) 28 Nov 2002 (28.11.2002). This would reduce the loss even further, by providing for an optimum impedance match.
  • the matching circuits shown in Figs. 2 and 3 are used to match a single band, such as the PCS band, or the cellular band. Presently, these matching circuits can achieve a tunability of at least 15%.
  • the PA-to-isolator matching circuit has to have more tunability.
  • the input matching circuit may need tuning as well. Whether tuning the input matching circuit is necessary or not can be determined on a case by case basis. The same technique as used for the output matching circuit is used in this case.
  • a multiband PA matching circuit 31 is shown.
  • the matching circuit 31 is similar to that of Fig. 2, except that several additional components have been added, with the ability to switch those components in and out of the circuit 31 with MEMS.
  • the output 35 of a PA 33 is coupled, as in Fig. 2, to a first capacitor 37 and to a first inductive element 39.
  • the first inductive element 39 is coupled to a second capacitor 43.
  • the output 35 of the PA 33 is also coupled to a first MEMS 45 for selectively coupling to a third capacitor 47.
  • the first inductive element 39 and the second capacitor 43 are also coupled to a second MEMS 80 for selectively coupling to a fourth capacitor 83.
  • the first inductive element 39 is coupled at either end to MEMS 86 and 89 for selectively coupling to a second inductive element 92.
  • These switches 86 and 89 and inductive element 92 change the inductance of the matching circuit 31.
  • the matching circuit 31 can be used to match the PA 33 for use at either cellular or PCS bands. It will be understood that the techniques and devices described here could be used to match at other bands than the cellular and PCS bands. The cellular and PCS bands are chosen as examples. It will also be understood that other matching circuit topologies can be chosen.
  • a multi band PA matching circuit 31 is shown which is similar to the single band PA matching circuit described with reference to Fig. 2.
  • the multi band PA matching circuit 93 has an advantage in that it is tunable over a broader range of frequencies, due to the addition of MEMS switches 86, 89, 45 and 80 and accompanying components.
  • Tunable capacitors 37 and 43 and tunable reactive element 39 can be used to fine tune over a specific frequency band.
  • the specific band is selected by MEMS switches 86, 89, 45, and 80.
  • the multi band PA matching circuit 93 has additional capacitors 47 and 83 and an additional reactive element 92.
  • Capacitor 83 is connected in series with capacitor 43 and in series with MEMS switch 80.
  • MEMS switch 80 is activated, coupling capacitor 83 to capacitor 43 and reactive element 39 for changing the impedance of matching circuit 93.
  • MEMS switch 45 can be activated to couple capacitor 47 to capacitor 37 and reactive element 39 for changing the impedance of matching circuit 93.
  • MEMS switches 86 and 89 can be ativated to couple reactive element 92 in parallel to reactive component 39 for changing the impedance of matching circuit 93.
  • FIG. 4B An alternative configuration of reactive components 92 and 39 and MEMS switches 86 and 89 is shown in Fig. 4B.
  • MEMS switches 86 and 89 are coupled to reactive elements 92 and 39 such that only one of reactive elements 92 and 39 is coupled to capacitors 37 and 43.
  • Reactive element 39 can be switched out of the circuit, so that it is disconnected at both ends, whereas, in Fig. 4A, reactive element 39 is always coupled to the circuit at capacitors 37 and 43.
  • Reactive element 92 only is switched in and out of the circuit. Note that in both Figs. 4A and 4B any of the elements 92, 39, 47, 37, 83 and 43 may be tunable. At least one is tunable, but as few as one, or all of them, may be tunable.
  • the MEMS switches described here should have the lowest practical loss, e.g., DC resistance less than about 0.01 ohms. Switching speed is not critical so long as it is less than about 1.0 ms. Clearly, other applications may require other critical specifications on the MEMS switches.
  • An input port 97 is coupled to a PA (not shown), to a first impedance element 99 and to a second impedance element 101.
  • the first and second impedance elements 99 and 101 form an input matching circuit for the isolator 95.
  • the second impedance element 101 is coupled to ground, and the first impedance element 99 is couple to the isolator 95 for transmitting 'a signal from a PA (not shown) to the isolator 95.
  • Both the first and second impedance elements may be ferro-electric tunable components, as described in US 2002/0175878 (Kyocera Wireless Corp.) 28 Nov 2002 (28.11.2002).
  • An output of the isolator 95 is coupled to a third impedance element 103, which is coupled to a fourth impedance element 105-
  • the third and fourth impedance elements 103 and 105 together form an output matching circuit and an output port 107 for the isolator 95.
  • the output port 107 is coupled to a duplexer (not shown) .
  • Both the third and fourth impedance elements may be ferro-electric tunable components, as described in US 2002/0175878 (Kyocera Wireless Corp.) 28 Nov 2002 (28.11.2002).
  • An isolation port 104 is coupled to an impedance element 109.
  • the impedance element 109 is coupled to another impedance element 115 and to a resistor 118. Together the impedance elements 109 and 115 and the resistor 118 comprise an isolation matching circuit.
  • each of the impedance elements 99, 101, 103, 105, 109, and 115 are preferably formed directly on the common substrate described with reference to Fig. 1. This reduces losses associated with attaching separate units to the substrate, reduces cost and eliminates the need to match components up to the 50 ohm industry standard.
  • the characteristic output impedance for CDMA handsets is typically about 2-4 ohms near the maximum output power level required of it.
  • the isolator characteristic impedance is typically about 8-12 ohms.
  • Filters can be designed with input and output impedances that can take on a broad range of values since duplexers and diplexers are made primarily of filters, they can be designed to allow for a broad range of input and output impedances. Thus, they can be designed to match to whatever impedance is convenient based on the rest of the circuit.
  • An input port 118 is coupled to a first inductor 121 and to a capacitor 124.
  • the capacitor is coupled to a second inductor 127.
  • the second inductor 127 is coupled to a third inductor, 130 and to an LNA 133.
  • the matching circuits will be used to match the impedance between the various parts to avoid or reduce power loss in the signal travelling from one part to the other.
  • impedance transforming networks or circuits are used primarily to maintain an optimum noise impedance match between the input signal source and the active device chosen for the LNA.
  • fix-tuned circuits the optimum noise impedance match is obtained at one frequency and is dependent on both temperature and component variations.
  • the optimum noise impedance match can be made adjustable to cover multiple bands or a wider frequency range than is possible in the fix-tuned case.
  • An added advantage in using tunable components is the ability to compensate for temperature variations.
  • f-e or other tunable components allows for increased flexability in the design of LNA's.
  • tunable components one can allow for cases where the input matching circuit can be varied from the minimum noise figure and the maximum gain, as desired.
  • Fig. 6B is a graph showing noise figure 120 plotted against frequency 122.
  • a maximum noise figure 126 specified for a given design of an LNA there will be a maximum noise figure 126 specified for a given design of an LNA.
  • the maximum noise figure specified is shown as a horizontal dashed line 126.
  • a curve showing a typical noise figure response 128 is shown as the solid curve.
  • the LNA and its matching circuits will be designed so that the noise figure response 128 will be below the maximum noise figure 126 at an operating frequency, f o 130.
  • a tunable LNA matching circuit allows the LNA noise figure response 128 to be tuned over frequency.
  • the tuned noise figure response 132 and 134 is represented by two dashed curves of a similar shape to that of the typical noise figure response 128.
  • the noise figure response can be made to be below the maximum noise figure 126 at alternate operating frequencies f 1 138 and f 2 140. It will be understood that f 1 138 and f 2 140 are chosen as representative frequencies only.
  • the noise figure response can be tuned over a broad range of frequencies. Additionally, it will be understood by one of skill in the art that MEMS switches can be added to the LNA matching circuit to further broaden the range of tunability of the noise figure response.
  • An antenna 136 is coupled to a first inductor 139 and to a second inductor 142.
  • the first inductor 139 preferably has an inductance equal to about 8.2 nH.
  • the second inductor 142 preferably has an inductance equal to about 3.9 nH.
  • the second inductor 142 is coupled to a first capacitor 145 and a second capacitor 148.
  • the first capacitor 145 preferably has a capacitance equal to about 0.5 pF.
  • the second capacitor 148 preferably has a capacitance equal to about 2.7 pF. It will be understood that other component values and matching circuit topologies can be used.
  • One side of the second capacitor forms an input and output port 149 for the antenna matching circuit for coupling to a duplexer (not shown), diplexer (not shown), multiplexer (not shown) or other type of filter (not shown).
  • the antenna matching circuit will typically be a pi or T circuit with an L-C ladder making it a higher order match. This gives more tolerance for impedance variation.
  • the antenna in a system will be matched to 50 ohms. There may be, however, an ideal impedance for a given antenna that is other than 50 ohms, though 50 ohms is common for test devices.
  • a commonly used antenna for wireless communication devices may have an input impedance of 30 ohms.
  • the PA may have an ouput impedance of about 2 ohms.
  • the isolator may have an ouput impedance of about 12.5 ohms.
  • the diplexer and duplexer filters can easily accommodate a wide range of impedances.
  • the PA-to-isolator match is from about 2 ohms at the PA to about 12.5 ohms at the isolator.
  • the isolator-to-duplexer match is from about 12.5 ohms to about 12.5 ohms.
  • the duplexer is at about 12.5 ohms. So the duplexer-to-diplexer match is about 12.5 to about 12.5 ohms.
  • the diplexer and duplexer inputs and outputs are at about the same impedance, for example, about 12.5 ohms.
  • the diplexer-to-antenna matching circuit may be a match from about 12.5 ohms at the diplexer to about 30 ohms at the antenna. Each of these matching circuits, plus the diplexer and the duplexer may be f-e tunable.
  • a common substrate may include many different combinations of the parts mentioned above.
  • a common substrate 152 includes a duplexer 154, an isolator 156, a PA 157 and the requisite matching circuits (not shown).
  • a common substrate 160 includes an antenna matching circuit 163, a diplexer 166 and a duplexer169.
  • a common substrate 172 includes an antenna matching circuit 175, a diplexer 178 and two duplexers 181 and 184.
  • a common substrate 186 includes an antenna matching circuit 188, a diplexer 190, two duplexers 192 and 194, two isolators 194 and 196, two PA's 198 and 200 and two LNA's 202 and 204.
  • a common substrate 206 includes everything mentioned above with reference to Fig. 11, except the antenna matching circuit 188.
  • a common substrate includes everything mentioned above with reference to Fig. 10, except the antenna matching circuit 175.
  • a PA module, isolator and duplexer for a CDMA TX chain removes the requirement that each stand-alone device be matched at 50 ohms at the input and output. By allowing for a more gradual impedance match (from about 2 ohms to about 30 ohms in the example given) one can reduce match-induced losses. Additionally, the f-e tunable components are exposed to a lower rf voltage, for a given power.
  • the reduced rf voltage for a given power, reduces non-linear distortion, because f-e films are typically non-linear.
  • a f-e component can be subjected to increased power while maintaining an acceptable level of non-linear distortion.
  • designing integrated components that operate at lower input and output impedances allows for f-e components to be incorporated in applications where higher power levels are required than possible with f-e components matched to the industry standard 50 ohms.
  • Fabrication on a common substrate further reduces losses that naturally arise when the components involved are packaged and mounted individually on a printed wire board (pwb).
  • a high value part is a part with one or more of the following characteristics: high cost, high performance, high level of difficulty in meeting specifications such as gain, power out, stability, ACPR, over temperature, and unit-to-unit repeatability.
  • the PA may be able to meet specifications while consuming less power. This results in longer talk times or longer standby times or both.
  • Tx chain losses are reduced, a wireless handset manufacturer may be able to meet specifications with a PA that has less stringent tolerances or requirements. The handset manufacturer may be able to choose a cheaper PA, reducing the cost of wireless handsets.

Landscapes

  • Transceivers (AREA)
  • Microwave Amplifiers (AREA)
  • Details Of Aerials (AREA)
  • Input Circuits Of Receivers And Coupling Of Receivers And Audio Equipment (AREA)
  • Burglar Alarm Systems (AREA)
  • Amplifiers (AREA)

Abstract

A ferro-electric tunable duplexer is provided, integrated with one or more of the following parts: a power amplifier, an isolator, a diplexer, a low noise amplifier and an antenna matching circuit. More specifically, in addition to adding F-E tunability, one or more of the above components is integrated with the duplexer on one substrate. The components are integrated on one substrate either by placing each component, with the appropriate matching circuit directly on the substrate, or by direct fabrication of the component and matching circuit into or onto the substrate.

Description

BACRGROUND
Wireless communication devices, such as, but not limited to, wireless telephones, use many electronic components to transmit and receive signals over the air. A transceiver is the part of a wireless telephone that actually sends and receives signals. The front end of a transceiver is the portion of a transceiver closest to the air interface in the signal path. The front end includes an antenna and several components near the antenna in the signal path. Several of the components required in the front end of the transceiver are power amplifiers (PA's), isolators, low noise amplifiers (LNA's) and multiplexers. Each of these components are typically manufactured as packaged devices. In the case of a PA or an LNA, this package typically includes the active device and internal input and output matching circuits for bringing the input and output resistances up to an industry standard 50 ohms.
In one common embodiment, the packaged PA is comprised of a high performance FET (e.g., GaAs) placed on a ceramic or other substrate. Other active devices can be used, such as, for example, bipolar junction transistors (BJT's) and high electron mobility transistors (HEMT's). The matching circuits may be patterned on the ceramic substrate, or they may be fabricated using lumped surface mount technology (SMT) components. The FET is bonded to the package substrate, possibly to a metal heat sink, then typically connected to its input, output and bias pads using bond wires.
Depending on the requirements, multi-stage PA devices may be used as well. This means that one PA device may include more than one amplifying transistor. This may be necessary for a number of reasons. One possible reason is to produce the required gain. In the case of a multi-stage PA device, interstage impedance matching circuits may be used as well, to match between the output of one stage and the input of the following stage.
The inputs, outputs and bias lines to the FET are routed down to the ceramic substrate. After passing through the matching circuits, the input and output lines are routed off of the substrate down to the underlying printed wire board (made of FR-4 in most cases) through connectors on the PA package. Further wire bonding may be required to connect the package pads to the input, output and bias lines.
The package further comprises some kind of packaging (typically polymer) encasing, in whole or in part, the FET and the ceramic substrate holding the matching circuits. The input and output bias leads can be found at the edge of the packaging.
Isolators, duplexers, diplexers and low noise amplifiers (LNA's) are handled in much the same way. As packaged devices, they each have their separate substrates with their separate matching circuits bringing their input and output impedances to 50 ohms.
Most RF test equipment can only test parts at an impedance of about 50 ohms. Manufacturers and designers typically want to be able to test each part separately. Historically, the only way this could be done was if each part had input and output impedances of around 50 ohms. For this reason, parts, such as PA's and LNA's, for example, have typically been manufactured with impedances equal to about 50 ohms. This has required the use of extensive input and output matching circuits for many of these parts.
A duplexer is one of the primary components in a transceiver front end. The duplexer has three ports (a port is an input or an output). One port is coupled to an antenna. A second port is coupled to the transmit signal path of the transceiver. The duplexer couples the transmit path to the antenna, so that the transmit signal can be transmitted on the antenna.
A third port is coupled to the receive path of the transceiver. The antenna coupled the antenna to the receive path, so that the received signal can be received by the receive path of the transceiver.
An important function of the duplexer is to isolate the transmit signal from the receive path of the transceiver. The transmit signal is typically much stronger than the receive signal. Some of the transmit signal inherently gets down the receive path. But this transmit signal going down the receive path must be greatly reduced (or attenuated). Otherwise, the transmit signal going down the receive path will swamp, or overwhelm, the receive signal. Then the wireless telephone will not be able to identify and decode the receive signal for the user.
An antenna interface is described in US 5,973,568 (Motorola Inc.) 26 Oct. 1999 (26.10.1999). The antenna interface comprises a multiplexer, a power amplifier and a power amplifier matching circuit coupled between the multiplexer and the power amplifier.
Another antenna interface is disclosed in US 5,652,599 (Qualcomm, Incorporated) 29 Jul. 1997 (29.07.1997). The antenna interface comprises a first multiplexer, a diplexer and a matching circuit coupled between the diplexer and multiplexer.
Tunable filters with ferroelectric capacitors are described in EP 843374A (Sharp Kabushii Kaisha) 9 Apr 2003 (09.04.2003) and WO 00/35042 (Paratek Microwave, Inc.) 15 Jun 2000 (15.06.2000)..
The required attenuation of the transmit signal going down the receive path is achieved at some expense. The duplexer also attenuates the transmit signal going to the antenna for transmission. This attenuation in the transmit signal going to the antenna is known as loss. It would be beneficial to reduce the transmit path loss in the duplexer.
Additionally, the duplexer typically must be large accomplish the receive path attenuation of the transmit signal. Consumers are continually demanding smaller and smaller wireless telephones with more and more features and better performance. Thus, it would be beneficial to reduce the size of the duplexer while maintaining or improving the transmit signal attenuation in the receive path and simultaneously maintaining or improving the transmit signal loss to the antenna.
Summary
Transceivers account for a significant portion of the cost, size and power consumption of wireless communication devices. The front end, including antennas, duplexers, diplexers, isolators, PA's, LNA's and their matching circuits accounts for a significant portion of the cost, size and power consumption of the transceiver. It would be beneficial to reduce the cost, size and power consumption of these parts, individually and together.
Briefly, the present invention provides a ferro-electric tunable duplexer integrated with one or more of the other parts. This combination is referred to herein as an antenna interface unit. More specifically, in addition to adding F-E tunability, the present invention integrates one or more of the above components on one substrate. The components are integrated on one substrate either by placing each component, with the appropriate matching circuit directly on the substrate, or by direct fabrication of the component and matching circuit into or onto the substrate.
For example, in the case of integrating the PA, the isolator and the duplexer, the PA active device (e.g., GaAs FET) is placed directly onto the common substrate. As part of the integration of components, the matching circuits for the components may be patterned or placed on the common substrate. The matching circuits for the PA would be patterned or placed on this substrate. The isolator, if used, could be fabricated directly on this common substrate or mounted as a discrete component.
The matching circuit between the isolator and the duplexer would be patterned or fabricated on the substrate. The isolator would have its junction patterned on this substrate, with the ferrite puck, magnet and shield placed over it.
For purposes of integration, a stripline duplexer may be preferred as it would use the common substrate as one half of each resonator. Additionally, its length is shorter than a corresponding microstrip realization. Whatever type of duplexer is used, any coupling and tuning capacitors would be patterned on the common substrate. It will be understood that the same kind of integration can be carried out for the LNA, diplexer and antenna matching circuits. If mimimum loss is a key requirement for a post PA BPF, duplexer or multiplexer, then a low loss substrate must be used as is well known to those skilled in the art.
The topology of the matching circuits would be typical matching circuit topologies with two key exceptions: (1) they would be integrated with the other parts and matching circuits on the common substrate and (2) they may comprise F-E tunable components, though they need not all comprise F-E tunable components. The PA and isolator matching circuits would typically be pi matching circuits (shunt capacitor, series inductor or microstrip line, shunt capacitor). The isolator typically uses series or shunt reactive circuits. The diplexer and duplexer matching circuits would typically be simply series input and output capacitors. The antenna matching circuit would be a pi or T circuit with L-C ladders creating a higher order matching circuit. Preferably, the duplexer would be as claimed in US 2002/0163400 (Toncich) 7 Nov 2002 (07.11.2002).
Brief Description of the Drawings
  • Fig. 1 is a block diagram of a side view of an antenna interface unit.
  • Fig. 2 is a schematic diagram of a power amplifier matching circuit.
  • Fig. 3 is a schematic diagram of an extended power amplifier matching circuit.
  • Fig. 4A is a schematic diagram of a multiband power amplifier matching circuit.
  • Fig. 4B is a schematic diagram of another multiband power amplifier matching circuit.
  • Fig. 5 is a schematic diagram of an isolator and its three matching circuits.
  • Fig. 6A is a schematic diagram of a LNA matching circuit.
  • Fig. 6B is a graph of a LNA noise figure response.
  • Fig. 7 is a schematic diagram of an antenna matching circuit.
  • Fig. 8 is a-blockdiagram of an antenna interface unit.
  • Fig. 9 is a block diagram of an antenna interface unit.
  • Fig. 10 is a block diagram of an antenna interface unit.
  • Fig. 11 is a block diagram of an antenna interface unit.
  • Fig. 12 is a block diagram of an antenna interface unit.
  • Fig. 13 is a block diagram of an antenna interface unit.
  • Detailed Description of Preferred Enibodiments
    Referring now to Fig. 1, an integrated antenna interface unit (AIU) 12 is shown. While a duplexer is shown, as is common in a CDMA handset, a multiplexer could be used as well. While the description that follows specifies a duplexer throughout, it is to be understood that a multiplexer or BPF could be substituted for the duplexer. A PA unit 20, an isolator unit 24, and a duplexer 28 are all attached to a common substrate 16, eliminating the need for individual substrates for each of these components.
    The substrate is preferably made of a carefully selected material. The substrate parameters that are typically critical are dielectric constant, loss tangent, thermal properties, cost and ease of processing. Typically, a dielectric constant should be less than about 40, and the loss tangent should be less than about 0.001 in the frequency range of interest. A low loss substrate may be more expensive than a higher loss substrate. A designer must frequently balance the issues of cost and performance parameters such as loss. Additionally, metal loss must also be minimized. A substrate must be chosen that can accommodate a low loss metal.
    Advantages of integration of components with a multiplexer include: (1) reduction of the overall loss associated with the integrated device compared to that arising from using discrete parts, thus making it easier to meet specifications; (2) reduction of the footprint of the Tx chain in the sybsystem; (3) reduction of the overall parts count, especially as far as a manufacturer of a wireless communication device is concerned; (4) reduction of cost due to reduced packaging and parts count, (5) integration of f-e tunable components with lower added loss and occupying less space than if introduced as individual, lumped element components.
    A PA-to-isolator matching circuit 41, disposed on the substrate 16, couples the PA unit to the isolator unit 24. An isolator-to-duplexer matching circuit 44, disposed on the substrate 16, couples the isolator to the duplexer.
    Preferably, an isolator is used, but it is optional. If no isolator is used, it will be understood that the isolator is removed and the PA-to-isolator matching circuit and the isolator-to-duplexer matching circuit is replaced by a PA-to-duplexer matching circuit. There are two main reasons a designer will choose to use an isolator in a design such as disclosed herein. The reasons are: (1) To provide a certain load impedance to the device preceding the isolator (the PA in this case); and (2) To prevent unwanted signals from propogating back into the device preceding the isolator (the PA in this case). Unwanted signals propagating back to the PA can cause unacceptable mixing or distortion or both to be created which can render the overall design unacceptable.
    As is well known in the art, there are many cases where the isolator can be eliminated. This is true when: (1) The PA can be presented an acceptable load under operating conditions; or (2) The isolator can be replaced by a suitable coupler or passive hybrid device that reduces the effect of reverse power propagation on the desired signal path. Passive couplers or passive hybrid couplers can be more easily implemented by direct fabrication on the substrate as outlined in this application.
    This particular configuration of the AIU 12 is shown and described in detail for purposes of example and illustration only. The AIU 12 may not include a PA 20 or an isolator 24. As will be described more generally with reference to Figures 8-13, the AIU always has a tunable multiplexer and some other component on a common substrate. Other than that, there are many possible components that can be integrated with the multiplexer to form the AIU. The PA and isolator are just two examples.
    Also, the PA may include multiple active devices. This is called a multi-stage PA. The discussion will be in terms of one active device, but it will be understood by those skilled in the art that this discussion could be applied to multi-stage PA's.
    Since the matching circuits and components are on a common substrate 16, the impedance matches do not have to be to the industry standard 50 ohms. Instead, the impedance match can be from the natural output impedance, Zo, of one component to the natural input impedance, Zi of the next component.
    For example, referring again to Fig. 1, if the PA unit 20 has an output impedance of about 2.5 ohms and the isolator unit 24 has an input impedance of about 12.5 ohms, the PA-to-isolator matching circuit 41 will match the impedance from 2.5 ohms at the PA unit 20 to 12.5 ohms at the isolator unit 24. This is in contrast to the prior art. In the prior art, the PA unit would typically have its own substrate, and the isolator unit would typically have its own substrate. The PA unit would have its own matching circuit which would match from the output of the PA (e.g., 2.5 ohms) up to 50 ohms. The isolator unit would have its own matching circuit which would match from 50 ohms down to the isolator (e.g., 12.5 ohms). There would be additional loss in the signal in this match up to 50 ohms from 2.5 ohms and back down to 12.5 ohms from 50 ohms.
    A further advantage in matching from the natural ouput impedance of one device to the natural input impedance of another device is that a simpler topology in the matching network may often be used when Zo and Zi are closer in value than they are to the industry standard 50 ohms, for example. A simpler matching network will result in less added variation due to component variation than does a more complex network. In the limit where, for example, Zo = Zi, no matching network is needed between adjacent devices in the signal path. In the prior art, each device is typically matched to the industry standard 50 ohms.
    Referring again to Fig. 1, the duplexer 28 is a low loss tunable duplexer, as described in US 2002/0163400 (Toncich) 7 Nov 2002 (07.11.2002). Ferro-electric components such as ferro-electric capacitors are used to tune the duplexer.
    The integrated antenna interface unit has significantly less loss in the transmit path than non-integrated transmit chains. Integrating components, the PA, for example, eliminates lossy attachments, which are described in US 2002/0175878 (Kyocera Wireless Corp.) 28 Nov 2002 (28.11.2002). Specifically, an electrical connection between the PA substrate and the common substrate is eliminated. In the prior art, the PA is typically manufactured on its own substrate. When a communication device is made, incorporating the PA, an electrical connection must be made between the PA substrate and the common substrate. Whether this is accomplished by surface mount technology (SMT), hand soldering, wire bonding, or some other attachment method, attachment losses are added. By mounting the PA directly on the common substrate, these losses are avoided.
    Referring now to Fig. 2, a PA matching circuit 48 is shown. A PA 50 has an input 52 and an output 54. In a preferred embodiment, the output 54 is coupled to a first capacitor 56. The first capacitor 56 is also coupled to ground. The output 54 is also coupled to an inductive element 58. The inductive element 58 may be a lumped element inductor, a microstrip line, or any other inductive element known in the art. The inductive element 58 is also coupled to a second capacitor 60. The junction between the inductive element 58 and the second capacitor 60 forms the output 65 of the PA matching circuit 48. The output 54 of the PA 50 is also coupled to a bias circuit. The bias circuit typically comprises an inductor 68, a third capacitor 71 and a voltage source 74.
    Another example matching circuit topology is shown in Fig. 3. The matching circuit 72 is similar to the matching circuit 48 shown in Fig. 2, except that the matching circuit 72 in Fig. 3 has an additional inductive element 74 and an additional capacitor 76. Also, the output 78 of this matching circuit 72 is at the junction of the inductive element 74 and the capacitor 76. Any or all of the inductive and capacitive components may be tunable.
    It will be understood by those of skill in the art that different matching circuit topologies might be used to implement the PA matching circuit. In general a more complex matching circuit will allow for greater control in the match at the expense of added insertion loss (I.L.) due to finite component Q, as well as greater cost and increased board space.
    Referring again to Fig. 1, the PA is placed directly on the substrate 16, and the matching circuit described with reference to Fig. 2 is fabricated directly on the substrate 16. The capacitors may be fabricated directly on the substrate 16 as interdigital capacitors, gap capacitors or overlay capacitors, as is well known in the art. By fabricating the PA unit 20, the PA-to-isolator matching circuit 41 and the isolator unit 24 directly on the same substrate 16, attachment losses are avoided, in addition to the previously described losses resulting from matching impedances up to and back down from 50 ohms. In the prior art, the separate substrates for the PA unit and the isolator unit must be attached electrically and mechanically to a common substrate or board. There are losses associated with attachment of these additional substrates. Finally, there is additional loss in the electrical line connecting the separate substrates on the common substrate or board. By combining the PA and isolator onto a common substrate these losses are eliminated or significantly reduced.
    Referring again to Fig. 2, the capacitors 56 and 60 may be tunable, using low loss tunable ferro-electric materials and methods as described in US 2002/0163400 (Toncich) 7 Nov 2002 (07.11.2002) and US 2002/0175878 (Kyocera Wireless Corp.) 28 Nov 2002 (28.11.2002). This would reduce the loss even further, by providing for an optimum impedance match. The matching circuits shown in Figs. 2 and 3 are used to match a single band, such as the PCS band, or the cellular band. Presently, these matching circuits can achieve a tunability of at least 15%.
    This allows for tuning even over several international PCS bands, such as from the India PCS band to the U.S. PCS band. To tune over a wider frequency, for example, from the U.S. PCS band at about 1900 MHz to the U.S. cellular band at about 800 MHz, the PA-to-isolator matching circuit has to have more tunability.
    For tuning a PA over more than one PCS band, the input matching circuit may need tuning as well. Whether tuning the input matching circuit is necessary or not can be determined on a case by case basis. The same technique as used for the output matching circuit is used in this case.
    Increased tunability is attained by adding micro-electromechanical switches (MEMS) to the matching circuit. Referring now to Fig. 4A, a multiband PA matching circuit 31 is shown. The matching circuit 31 is similar to that of Fig. 2, except that several additional components have been added, with the ability to switch those components in and out of the circuit 31 with MEMS. The output 35 of a PA 33 is coupled, as in Fig. 2, to a first capacitor 37 and to a first inductive element 39. The first inductive element 39 is coupled to a second capacitor 43. But here, the output 35 of the PA 33 is also coupled to a first MEMS 45 for selectively coupling to a third capacitor 47. The first inductive element 39 and the second capacitor 43 are also coupled to a second MEMS 80 for selectively coupling to a fourth capacitor 83. These switches 45 and 80 and capacitors 47 and 83 change the capacitance of the matching circuit 31.
    Additionally, the first inductive element 39 is coupled at either end to MEMS 86 and 89 for selectively coupling to a second inductive element 92. These switches 86 and 89 and inductive element 92 change the inductance of the matching circuit 31. In this way, the matching circuit 31 can be used to match the PA 33 for use at either cellular or PCS bands. It will be understood that the techniques and devices described here could be used to match at other bands than the cellular and PCS bands. The cellular and PCS bands are chosen as examples. It will also be understood that other matching circuit topologies can be chosen.
    Referring again to Fig. 4A, a multi band PA matching circuit 31 is shown which is similar to the single band PA matching circuit described with reference to Fig. 2. As stated the multi band PA matching circuit 93 has an advantage in that it is tunable over a broader range of frequencies, due to the addition of MEMS switches 86, 89, 45 and 80 and accompanying components. Tunable capacitors 37 and 43 and tunable reactive element 39 can be used to fine tune over a specific frequency band. The specific band is selected by MEMS switches 86, 89, 45, and 80.
    In addition to MEMS switches 86, 89, 45, and 80, the multi band PA matching circuit 93 has additional capacitors 47 and 83 and an additional reactive element 92. Capacitor 83 is connected in series with capacitor 43 and in series with MEMS switch 80. When it is desired to switch to another band, such as, for example, another PCS band, MEMS switch 80 is activated, coupling capacitor 83 to capacitor 43 and reactive element 39 for changing the impedance of matching circuit 93. Similarly, MEMS switch 45 can be activated to couple capacitor 47 to capacitor 37 and reactive element 39 for changing the impedance of matching circuit 93. Also similarly, MEMS switches 86 and 89 can be ativated to couple reactive element 92 in parallel to reactive component 39 for changing the impedance of matching circuit 93.
    An alternative configuration of reactive components 92 and 39 and MEMS switches 86 and 89 is shown in Fig. 4B. In Fig. 4B MEMS switches 86 and 89 are coupled to reactive elements 92 and 39 such that only one of reactive elements 92 and 39 is coupled to capacitors 37 and 43. Reactive element 39 can be switched out of the circuit, so that it is disconnected at both ends, whereas, in Fig. 4A, reactive element 39 is always coupled to the circuit at capacitors 37 and 43. Reactive element 92 only is switched in and out of the circuit. Note that in both Figs. 4A and 4B any of the elements 92, 39, 47, 37, 83 and 43 may be tunable. At least one is tunable, but as few as one, or all of them, may be tunable.
    For handset applications, the MEMS switches described here should have the lowest practical loss, e.g., DC resistance less than about 0.01 ohms. Switching speed is not critical so long as it is less than about 1.0 ms. Clearly, other applications may require other critical specifications on the MEMS switches.
    Referring now to Fig. 5, an isolator matching circuit will now be described. An input port 97 is coupled to a PA (not shown), to a first impedance element 99 and to a second impedance element 101. The first and second impedance elements 99 and 101 form an input matching circuit for the isolator 95. The second impedance element 101 is coupled to ground, and the first impedance element 99 is couple to the isolator 95 for transmitting 'a signal from a PA (not shown) to the isolator 95. Both the first and second impedance elements may be ferro-electric tunable components, as described in US 2002/0175878 (Kyocera Wireless Corp.) 28 Nov 2002 (28.11.2002).
    An output of the isolator 95 is coupled to a third impedance element 103, which is coupled to a fourth impedance element 105- The third and fourth impedance elements 103 and 105 together form an output matching circuit and an output port 107 for the isolator 95. The output port 107 is coupled to a duplexer (not shown) . Both the third and fourth impedance elements may be ferro-electric tunable components, as described in US 2002/0175878 (Kyocera Wireless Corp.) 28 Nov 2002 (28.11.2002).
    An isolation port 104, is coupled to an impedance element 109. The impedance element 109 is coupled to another impedance element 115 and to a resistor 118. Together the impedance elements 109 and 115 and the resistor 118 comprise an isolation matching circuit.
    It will be understood by one of skill in the art that the input, output and isolation matching circuits described with reference to Fig. 5 using "L" matching sections are illustrative only. Other topologies for these matching circuits could be used, such as, for example, parallel LC circuits, "T", or Pi networks, as described in US 2002/0175878 (Kyocera Wireless Corp.) 28 Nov 2002 (28.11.2002).
    Advantageously, each of the impedance elements 99, 101, 103, 105, 109, and 115 are preferably formed directly on the common substrate described with reference to Fig. 1. This reduces losses associated with attaching separate units to the substrate, reduces cost and eliminates the need to match components up to the 50 ohm industry standard.
    Regarding the PA, its characteristic output impedance for CDMA handsets is typically about 2-4 ohms near the maximum output power level required of it. The isolator characteristic impedance is typically about 8-12 ohms. Filters can be designed with input and output impedances that can take on a broad range of values since duplexers and diplexers are made primarily of filters, they can be designed to allow for a broad range of input and output impedances. Thus, they can be designed to match to whatever impedance is convenient based on the rest of the circuit.
    Referring now to Fig. 6A, a preferred LNA matching circuit 117 will now be described. An input port 118 is coupled to a first inductor 121 and to a capacitor 124. The capacitor is coupled to a second inductor 127. The second inductor 127 is coupled to a third inductor, 130 and to an LNA 133.
    The matching circuits will be used to match the impedance between the various parts to avoid or reduce power loss in the signal travelling from one part to the other. For LNA applications, there is another purpose. For LNA applications, impedance transforming networks or circuits are used primarily to maintain an optimum noise impedance match between the input signal source and the active device chosen for the LNA. In fix-tuned circuits, the optimum noise impedance match is obtained at one frequency and is dependent on both temperature and component variations. In the tunable circuit approach described here, the optimum noise impedance match can be made adjustable to cover multiple bands or a wider frequency range than is possible in the fix-tuned case. An added advantage in using tunable components is the ability to compensate for temperature variations.
    The introduction of f-e or other tunable components allows for increased flexability in the design of LNA's. In the conventional design using fixed elements, one must usually trade-off optimum noise figure and maximum gain. With tunable components, one can allow for cases where the input matching circuit can be varied from the minimum noise figure and the maximum gain, as desired.
    A tunable optimum noise figure will now be described with reference to Fig. 6B. Fig. 6B is a graph showing noise figure 120 plotted against frequency 122. Typically, such as, for example, in a CDMA wireless communication device, there will be a maximum noise figure 126 specified for a given design of an LNA. The maximum noise figure specified is shown as a horizontal dashed line 126. A curve showing a typical noise figure response 128 is shown as the solid curve.
    Typically, the LNA and its matching circuits will be designed so that the noise figure response 128 will be below the maximum noise figure 126 at an operating frequency, f o 130. A tunable LNA matching circuit allows the LNA noise figure response 128 to be tuned over frequency. The tuned noise figure response 132 and 134 is represented by two dashed curves of a similar shape to that of the typical noise figure response 128. By tuning the noise figure response at 132 and 134, the noise figure response can be made to be below the maximum noise figure 126 at alternate operating frequencies f 1 138 and f 2 140. It will be understood that f 1 138 and f 2 140 are chosen as representative frequencies only. The noise figure response can be tuned over a broad range of frequencies. Additionally, it will be understood by one of skill in the art that MEMS switches can be added to the LNA matching circuit to further broaden the range of tunability of the noise figure response.
    Referring now to Fig. 7, a preferred antenna matching circuit will now be described based on a CDMA handset. An antenna 136 is coupled to a first inductor 139 and to a second inductor 142. The first inductor 139 preferably has an inductance equal to about 8.2 nH. The second inductor 142 preferably has an inductance equal to about 3.9 nH.
    The second inductor 142 is coupled to a first capacitor 145 and a second capacitor 148. The first capacitor 145 preferably has a capacitance equal to about 0.5 pF. The second capacitor 148 preferably has a capacitance equal to about 2.7 pF. It will be understood that other component values and matching circuit topologies can be used.
    One side of the second capacitor forms an input and output port 149 for the antenna matching circuit for coupling to a duplexer (not shown), diplexer (not shown), multiplexer (not shown) or other type of filter (not shown).
    The antenna matching circuit will typically be a pi or T circuit with an L-C ladder making it a higher order match. This gives more tolerance for impedance variation. Typically, the antenna in a system will be matched to 50 ohms. There may be, however, an ideal impedance for a given antenna that is other than 50 ohms, though 50 ohms is common for test devices.
    For example, a commonly used antenna for wireless communication devices may have an input impedance of 30 ohms. As previously mentioned, the PA may have an ouput impedance of about 2 ohms. The isolator may have an ouput impedance of about 12.5 ohms. The diplexer and duplexer filters can easily accommodate a wide range of impedances.
    So the PA-to-isolator match is from about 2 ohms at the PA to about 12.5 ohms at the isolator. The isolator-to-duplexer match is from about 12.5 ohms to about 12.5 ohms. The duplexer is at about 12.5 ohms. So the duplexer-to-diplexer match is about 12.5 to about 12.5 ohms. The diplexer and duplexer inputs and outputs are at about the same impedance, for example, about 12.5 ohms. The diplexer-to-antenna matching circuit may be a match from about 12.5 ohms at the diplexer to about 30 ohms at the antenna. Each of these matching circuits, plus the diplexer and the duplexer may be f-e tunable.
    At mentioned above with reference to Fig. 1, it will be understood that a common substrate may include many different combinations of the parts mentioned above. In one embodiment, as shown in Figure 8, a common substrate 152 includes a duplexer 154, an isolator 156, a PA 157 and the requisite matching circuits (not shown). In another embodiment, as shown in Fig. 9, a common substrate 160 includes an antenna matching circuit 163, a diplexer 166 and a duplexer169. In yet another embodiment, as shown in Fig. 10, a common substrate 172 includes an antenna matching circuit 175, a diplexer 178 and two duplexers 181 and 184. In still another embodiment, as shown in Fig. 11, a common substrate 186 includes an antenna matching circuit 188, a diplexer 190, two duplexers 192 and 194, two isolators 194 and 196, two PA's 198 and 200 and two LNA's 202 and 204. In another embodiment, as shown in Fig. 12 a common substrate 206 includes everything mentioned above with reference to Fig. 11, except the antenna matching circuit 188. In another embodiment, as shown in Fig. 13 a common substrate includes everything mentioned above with reference to Fig. 10, except the antenna matching circuit 175.
    The integration of a PA module, isolator and duplexer for a CDMA TX chain removes the requirement that each stand-alone device be matched at 50 ohms at the input and output. By allowing for a more gradual impedance match (from about 2 ohms to about 30 ohms in the example given) one can reduce match-induced losses. Additionally, the f-e tunable components are exposed to a lower rf voltage, for a given power.
    The reduced rf voltage, for a given power, reduces non-linear distortion, because f-e films are typically non-linear. Alternatively, a f-e component can be subjected to increased power while maintaining an acceptable level of non-linear distortion. Thus, designing integrated components that operate at lower input and output impedances allows for f-e components to be incorporated in applications where higher power levels are required than possible with f-e components matched to the industry standard 50 ohms.
    Fabrication on a common substrate further reduces losses that naturally arise when the components involved are packaged and mounted individually on a printed wire board (pwb).
    By reducing Tx chain losses the Tx chain specifications can more easily be satisfied. This means that the specification for one or more of the parts involved can be relaxed. For example, the PA or other high value part specifications can be relaxed. A high value part is a part with one or more of the following characteristics: high cost, high performance, high level of difficulty in meeting specifications such as gain, power out, stability, ACPR, over temperature, and unit-to-unit repeatability.
    Since the specifications on the PA, for example, can be relaxed, there are many possible benefits. For example, the PA may be able to meet specifications while consuming less power. This results in longer talk times or longer standby times or both. In another example, since Tx chain losses are reduced, a wireless handset manufacturer may be able to meet specifications with a PA that has less stringent tolerances or requirements. The handset manufacturer may be able to choose a cheaper PA, reducing the cost of wireless handsets. These benefits of reduced Tx chain losses are given as examples only. It will be understood by those skilled in the art that other benefits will arise from reduced Tx chain losses. It will further be understood that these benefits can be utilized to improve wireless communication devices in ways other than those mentioned here.

    Claims (16)

    1. A tunable antenna interface unit comprising:
      a multiplexer (154) having a ferro-electric tunable component comprising a capacitor;
      a substrate mechanically coupled to the capacitor;
      a control line operably coupled to the ferro-electric tunable component;
      a control source electrically coupled to the control line, the control source configured to transmit a control signal on the control line;
         wherein the ferro-electric tunable component, responsive to the control signal, adjusts a resonant frequency of the multiplexer;
      a power amplifier (157);
      a power amplifier output matching circuit coupled between the multiplexer (154) and power amplifier (157) and having a ferro-electric tunable component;
         wherein the multiplexer (154), power amplifier (157) and power amplifier output matching circuit are integrated on the substrate; and
         wherein the power amplifier output matching circuit matches the natural output impedance of the power amplifier (157) to the natural input impedance of the multiplexer (154), thereby reducing non-linear distortion of the matching circuit ferro-electric component and permitting operation at higher power levels.
    2. The tunable antenna interface unit of claim 1, wherein the power amplifier output matching circuit, for a signal at about 1900 MHz, matches from an impedance of about 2.5 ohms to an impedance of about 10 ohms.
    3. The tunable antenna interface unit of claim 1, further comprising:
      an isolator (156) coupled between the power amplifier output matching circuit and the multiplexer (154);
      an isolator-to-multiplexer matching circuit coupled between the isolator (156) and the multiplexer (154) and having a ferro-electric component;
         wherein the isolator (156) and the isolator-to-multiplexer matching circuit are integrated on the one substrate; and
         wherein the isolator-to-multiplexer matching circuit matches the natural output impedance of the isolator (156) to the natural input impedance of the multiplexer (154), thereby reducing non-linear distortion of the isolator-to-multiplexer matching circuit ferro-electric component and permitting operation at higher power levels.
    4. The tunable antenna interface unit of claim 3, wherein the isolator-to-multiplexer matching circuit, for a signal at about 1900 MHz, matches from an impedance of about 10 ohms at the isolator output to an impedance of about 10 ohms at the multiplexer input.
    5. A tunable antenna interface unit comprising:
      a first multiplexer (192) having a ferro-electric tunable component comprising a capacitor;
      a substrate mechanically coupled to the capacitor;
      a control line operably coupled to the ferro-electric tunable component;
      a control source electrically coupled to the control line, the control source configured to transmit a control signal on the control line;
         wherein the ferro-electric tunable component, responsive to the control signal, adjusts a resonant frequency of the multiplexer;
      a diplexer (190);
      a diplexer-to-first multiplexer matching circuit coupled between the diplexer (190) and the first multiplexer (192) and having a ferro-electric tunable component;
         wherein the first multiplexer (192), diplexer (190) and diplexer-to-first multiplexer matching circuit are integrated on the substrate; and
         wherein the diplexer-to-first multiplexer matching circuit matches the natural impedance of the diplexer (190) to the natural impedance of the first multiplexer (192), thereby reducing non-linear distortion of the diplexer-to-first multiplexer matching circuit ferro-electric component and permitting operation at higher power levels.
    6. The tunable antenna interface unit of claim 5, wherein the diplexer (190) comprises a tunable ferro-electric component.
    7. The tunable antenna interface of claim 6, and further comprising a second multiplexer (194) integrated on the one substrate.
    8. The tunable antenna interface unit of claim 7, wherein the first multiplexer (192) is configured to duplex transmit and receive signals in a PCS band, and wherein the second multiplexer (194) is configured to duplex transmit and receive signals in a cellular band.
    9. The tunable antenna interface unit of claim 7, and further comprising:
      a first power amplifier (198);
      a first isolator (194);
      a first power amplifier-to-first isolator matching circuit coupled between the first power amplifier (198) and the first isolator (194 and having a ferro-electric tunable component;
      a first isolator-to-first multiplexer matching circuit coupled between the first isolator (194) and the first multiplexer (192) and having a ferro-electric tunable component;
         wherein the first power amplifier (198), first isolator (194), first power amplifier-to-first isolator matching circuit and first isolator-to-first multiplexer matching circuit are integrated on the one substrate;
         wherein the first power amplifier-to-first isolator matching circuit matches the natural impedance of the first power amplifier (198) to the natural impedance of the first isolator (194), thereby reducing non-linear distortion of the first power amplifier-to-first isolator matching circuit ferro-electric component and permitting operation at higher power levels; and
         wherein the first isolator-to-first multiplexer matching circuit matches the natural impedance of the first isolator (194) to the natural impedance of the first multiplexer (192), thereby reducing non-linear distortion of the first isolator-to-first multiplexer matching circuit ferro-electric component and permitting operation at higher power levels.
    10. The tunable antenna interface unit of claim 9, and further comprising:
      a second power amplifier (200);
      a second isolator (196);
      a second power amplifier-to-second isolator matching circuit coupled between the second power amplifier (200) and the second isolator (196) and having a ferro-electric tunable component;
      a second isolator-to-second multiplexer matching circuit coupled between the second isolator (196) and the second multiplexer (194) and having a ferro-electric tunable component;
         wherein the second power amplifier (200), second isolator (196), second power amplifier-to-second isolator matching circuit and second isolator-to-second multiplexer matching circuit are integrated on the one substrate;
         wherein the second power amplifier-to-second isolator matching circuit matches the natural impedance of the second power amplifier (200) to the natural impedance of the second isolator (196), thereby reducing non-linear distortion of the second power amplifier-to-second isolator matching circuit ferro-electric component and permitting operation at higher power levels; and
         wherein the second isolator-to-second multiplexer matching circuit matches the natural impedance of the second isolator (196) to the natural impedance of the second multiplexer (194), thereby reducing non-linear distortion of the second isolator-to-second multiplexer matching circuit ferro-electric component and permitting operation at higher power levels.
    11. A tunable antenna interface unit of claim 5, further comprising:
      an antenna matching circuit (175) coupled to the diplexer (178) and configured to be coupled to an antenna;
         wherein the antenna matching circuit (175) is integrated on the substrate.
    12. The tunable antenna interface unit of claim 11, wherein the diplexer (178) comprises a tunable ferro-electric component.
    13. The tunable antenna interface unit of claim 11, wherein the antenna matching circuit comprises a ferro-electric component, and wherein the antenna matching circuit matches the natural impedance of the diplexer (178) to the natural impedance of the antenna, thereby reducing non-linear distortion of the antenna matching circuit ferro-electric component and permitting operation at higher power levels.
    14. The tunable antenna interface unit of claim 13, wherein the antenna matching circuit matches from an impedance of about 10 ohms at the diplexer to an impedance of about 30 ohms at the antenna.
    15. The tunable antenna interface unit of claim 11, and further comprising a second multiplexer (184) integrated on the one substrate.
    16. The tunable antenna interface unit of claim 15, wherein the first multiplexer (181) is configured to duplex transmit and receive signals in a PCS band, and wherein the second multiplexer (184) is configured to duplex transmit and receive signals in a cellular band.
    EP02722541A 2001-04-11 2002-04-04 Antenna interface unit Expired - Lifetime EP1384281B1 (en)

    Applications Claiming Priority (13)

    Application Number Priority Date Filing Date Title
    US28309301P 2001-04-11 2001-04-11
    US283093P 2001-04-11
    US904631 2001-07-13
    US09/904,631 US6690251B2 (en) 2001-04-11 2001-07-13 Tunable ferro-electric filter
    US912753 2001-07-24
    US09/912,753 US6639491B2 (en) 2001-04-11 2001-07-24 Tunable ferro-electric multiplexer
    US927732 2001-08-08
    US09/927,732 US6690176B2 (en) 2001-04-11 2001-08-08 Low-loss tunable ferro-electric device and method of characterization
    US927136 2001-08-10
    US09/927,136 US6825818B2 (en) 2001-04-11 2001-08-10 Tunable matching circuit
    US10/076,171 US6816714B2 (en) 2001-04-11 2002-02-12 Antenna interface unit
    US76171 2002-02-12
    PCT/IB2002/001077 WO2002084782A2 (en) 2001-04-11 2002-04-04 Antenna interface unit

    Publications (2)

    Publication Number Publication Date
    EP1384281A2 EP1384281A2 (en) 2004-01-28
    EP1384281B1 true EP1384281B1 (en) 2005-11-23

    Family

    ID=27557136

    Family Applications (1)

    Application Number Title Priority Date Filing Date
    EP02722541A Expired - Lifetime EP1384281B1 (en) 2001-04-11 2002-04-04 Antenna interface unit

    Country Status (6)

    Country Link
    EP (1) EP1384281B1 (en)
    JP (1) JP4216080B2 (en)
    AT (1) ATE311018T1 (en)
    DE (1) DE60207546T2 (en)
    ES (1) ES2252445T3 (en)
    WO (1) WO2002084782A2 (en)

    Cited By (2)

    * Cited by examiner, † Cited by third party
    Publication number Priority date Publication date Assignee Title
    WO2014145129A1 (en) * 2013-03-15 2014-09-18 Forrest James Brown Logarithmic amplifier with universal demodulation capabilities
    CN104883201A (en) * 2015-06-17 2015-09-02 中国电子科技集团公司第五十四研究所 Full-duplex meteoric trail communication device based on single antenna

    Families Citing this family (16)

    * Cited by examiner, † Cited by third party
    Publication number Priority date Publication date Assignee Title
    US7508898B2 (en) 2004-02-10 2009-03-24 Bitwave Semiconductor, Inc. Programmable radio transceiver
    TWI373925B (en) 2004-02-10 2012-10-01 Tridev Res L L C Tunable resonant circuit, tunable voltage controlled oscillator circuit, tunable low noise amplifier circuit and method of tuning a resonant circuit
    US7672645B2 (en) 2006-06-15 2010-03-02 Bitwave Semiconductor, Inc. Programmable transmitter architecture for non-constant and constant envelope modulation
    JP5189881B2 (en) * 2007-06-27 2013-04-24 株式会社エヌ・ティ・ティ・ドコモ Variable circuit, communication system
    EP2210313A4 (en) * 2007-11-14 2013-03-06 Ericsson Telefon Ab L M An improved antenna switching arrangement
    US8923168B2 (en) 2010-06-03 2014-12-30 Broadcom Corporation Front end module with an antenna tuning unit
    DE102012107873B4 (en) * 2012-08-27 2019-02-14 Snaptrack, Inc. duplexer
    EP2926109B1 (en) 2012-12-03 2020-02-05 Dockon AG In medium communication system using log detector amplifier
    US9236892B2 (en) 2013-03-15 2016-01-12 Dockon Ag Combination of steering antennas, CPL antenna(s), and one or more receive logarithmic detector amplifiers for SISO and MIMO applications
    US9684807B2 (en) 2013-03-15 2017-06-20 Dockon Ag Frequency selective logarithmic amplifier with intrinsic frequency demodulation capability
    WO2014152307A1 (en) 2013-03-15 2014-09-25 Dockon Ag Low-power, noise insensitive communication channel using logarithmic detector amplifier (lda) demodulator
    US11183974B2 (en) 2013-09-12 2021-11-23 Dockon Ag Logarithmic detector amplifier system in open-loop configuration for use as high sensitivity selective receiver without frequency conversion
    TWI568173B (en) 2013-09-12 2017-01-21 多康股份有限公司 Logarithmic detector amplifier system for use as high sensitivity selective receiver without frequency conversion
    US11082014B2 (en) 2013-09-12 2021-08-03 Dockon Ag Advanced amplifier system for ultra-wide band RF communication
    US9425753B2 (en) * 2013-11-07 2016-08-23 Qualcomm Incorporated Low-noise amplifier matching
    DE102014102701B3 (en) * 2014-02-28 2015-08-27 Epcos Ag Front-end circuit with a tunable filter

    Family Cites Families (11)

    * Cited by examiner, † Cited by third party
    Publication number Priority date Publication date Assignee Title
    ES2097881T3 (en) * 1991-09-04 1997-04-16 Nec Corp RADIO TRANSCEIVER.
    JPH0758506A (en) * 1993-08-09 1995-03-03 Oki Electric Ind Co Ltd Lc type dielectric filter and antenna multicoupler using it
    JP3316713B2 (en) * 1994-04-26 2002-08-19 株式会社村田製作所 Antenna duplexer
    US5652599A (en) * 1995-09-11 1997-07-29 Qualcomm Incorporated Dual-band antenna system
    US6366564B1 (en) * 1996-09-26 2002-04-02 Matsushita Electric Industrial Co., Ltd. Diplexer duplexer and two-channel mobile communications equipment
    JPH10209714A (en) * 1996-11-19 1998-08-07 Sharp Corp Voltage-controlled pass band variable filter and high-frequency circuit module using the same
    JPH10327003A (en) * 1997-03-21 1998-12-08 Murata Mfg Co Ltd Irreversible circuit element and composite electronic component
    JPH1146102A (en) * 1997-05-30 1999-02-16 Murata Mfg Co Ltd Dielectric filter, dielectric duplexer and communication equipment
    US5973568A (en) * 1998-06-01 1999-10-26 Motorola Inc. Power amplifier output module for dual-mode digital systems
    CN1325552A (en) * 1998-11-09 2001-12-05 帕拉泰克微波公司 Ferroelectric raractor with built-in DC blocks
    WO2000035042A1 (en) * 1998-12-11 2000-06-15 Paratek Microwave, Inc. Electrically tunable filters with dielectric varactors

    Cited By (3)

    * Cited by examiner, † Cited by third party
    Publication number Priority date Publication date Assignee Title
    WO2014145129A1 (en) * 2013-03-15 2014-09-18 Forrest James Brown Logarithmic amplifier with universal demodulation capabilities
    CN104883201A (en) * 2015-06-17 2015-09-02 中国电子科技集团公司第五十四研究所 Full-duplex meteoric trail communication device based on single antenna
    CN104883201B (en) * 2015-06-17 2017-03-29 中国电子科技集团公司第五十四研究所 Full duplex meteoric trail communication device based on single antenna

    Also Published As

    Publication number Publication date
    ES2252445T3 (en) 2006-05-16
    WO2002084782A2 (en) 2002-10-24
    DE60207546T2 (en) 2006-07-27
    ATE311018T1 (en) 2005-12-15
    EP1384281A2 (en) 2004-01-28
    JP2004523993A (en) 2004-08-05
    JP4216080B2 (en) 2009-01-28
    DE60207546D1 (en) 2005-12-29
    WO2002084782A3 (en) 2003-02-20

    Similar Documents

    Publication Publication Date Title
    US6816714B2 (en) Antenna interface unit
    EP1384281B1 (en) Antenna interface unit
    US5903820A (en) Radio communications transceiver with integrated filter, antenna switch, directional coupler and active components
    JP4320122B2 (en) Power amplification output module for dual-mode digital systems
    US7035602B2 (en) High-frequency composite switch component
    FI97086C (en) Arrangements for separation of transmission and reception
    US6522220B2 (en) Frequency variable filter, antenna duplexer, and communication apparatus incorporating the same
    EP1450486A1 (en) Multi-Mode Filter
    KR100396607B1 (en) Circuit for Compensating Passband Flatness
    US8159315B2 (en) Substrate, communication module, and communication apparatus
    WO2022044580A1 (en) High frequency circuit and communication device
    US6597252B1 (en) Nonreciprocal circuit device with series and parallel matching capacitors at different ports
    WO2002084868A1 (en) Tunable impedance matching circuit
    WO2002084788A1 (en) Tunable antenna matching circuit
    WO2002084783A1 (en) Tunable isolator
    JP2021145290A (en) High frequency module and communication device
    WO2002084869A1 (en) Tunable power amplifier matching circuit

    Legal Events

    Date Code Title Description
    PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

    Free format text: ORIGINAL CODE: 0009012

    17P Request for examination filed

    Effective date: 20031110

    AK Designated contracting states

    Kind code of ref document: A2

    Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

    AX Request for extension of the european patent

    Extension state: AL LT LV MK RO SI

    RIN1 Information on inventor provided before grant (corrected)

    Inventor name: TONCICH, STANLEY, S.

    17Q First examination report despatched

    Effective date: 20040730

    RAP1 Party data changed (applicant data changed or rights of an application transferred)

    Owner name: KYOCERA WIRELESS CORP.

    GRAP Despatch of communication of intention to grant a patent

    Free format text: ORIGINAL CODE: EPIDOSNIGR1

    GRAS Grant fee paid

    Free format text: ORIGINAL CODE: EPIDOSNIGR3

    GRAA (expected) grant

    Free format text: ORIGINAL CODE: 0009210

    AK Designated contracting states

    Kind code of ref document: B1

    Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

    PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

    Ref country code: LI

    Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

    Effective date: 20051123

    Ref country code: BE

    Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

    Effective date: 20051123

    Ref country code: AT

    Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

    Effective date: 20051123

    Ref country code: CH

    Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

    Effective date: 20051123

    Ref country code: NL

    Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

    Effective date: 20051123

    Ref country code: FI

    Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

    Effective date: 20051123

    REG Reference to a national code

    Ref country code: GB

    Ref legal event code: FG4D

    REG Reference to a national code

    Ref country code: CH

    Ref legal event code: EP

    REF Corresponds to:

    Ref document number: 60207546

    Country of ref document: DE

    Date of ref document: 20051229

    Kind code of ref document: P

    REG Reference to a national code

    Ref country code: IE

    Ref legal event code: FG4D

    PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

    Ref country code: SE

    Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

    Effective date: 20060223

    Ref country code: DK

    Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

    Effective date: 20060223

    Ref country code: GR

    Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

    Effective date: 20060223

    PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

    Ref country code: PT

    Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

    Effective date: 20060424

    PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

    Ref country code: MC

    Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

    Effective date: 20060430

    NLV1 Nl: lapsed or annulled due to failure to fulfill the requirements of art. 29p and 29m of the patents act
    REG Reference to a national code

    Ref country code: ES

    Ref legal event code: FG2A

    Ref document number: 2252445

    Country of ref document: ES

    Kind code of ref document: T3

    REG Reference to a national code

    Ref country code: CH

    Ref legal event code: PL

    ET Fr: translation filed
    PLBE No opposition filed within time limit

    Free format text: ORIGINAL CODE: 0009261

    STAA Information on the status of an ep patent application or granted ep patent

    Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

    26N No opposition filed

    Effective date: 20060824

    PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

    Ref country code: LU

    Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

    Effective date: 20060404

    Ref country code: TR

    Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

    Effective date: 20051123

    PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

    Ref country code: CY

    Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

    Effective date: 20051123

    PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

    Ref country code: GB

    Payment date: 20100324

    Year of fee payment: 9

    PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

    Ref country code: ES

    Payment date: 20100423

    Year of fee payment: 9

    Ref country code: FR

    Payment date: 20100506

    Year of fee payment: 9

    Ref country code: IE

    Payment date: 20100419

    Year of fee payment: 9

    PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

    Ref country code: DE

    Payment date: 20100430

    Year of fee payment: 9

    Ref country code: IT

    Payment date: 20100429

    Year of fee payment: 9

    GBPC Gb: european patent ceased through non-payment of renewal fee

    Effective date: 20110404

    REG Reference to a national code

    Ref country code: FR

    Ref legal event code: ST

    Effective date: 20111230

    PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

    Ref country code: FR

    Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

    Effective date: 20110502

    Ref country code: DE

    Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

    Effective date: 20111101

    REG Reference to a national code

    Ref country code: IE

    Ref legal event code: MM4A

    REG Reference to a national code

    Ref country code: DE

    Ref legal event code: R119

    Ref document number: 60207546

    Country of ref document: DE

    Effective date: 20111101

    PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

    Ref country code: GB

    Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

    Effective date: 20110404

    Ref country code: IT

    Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

    Effective date: 20110404

    PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

    Ref country code: IE

    Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

    Effective date: 20110404

    REG Reference to a national code

    Ref country code: ES

    Ref legal event code: FD2A

    Effective date: 20131029

    PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

    Ref country code: ES

    Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

    Effective date: 20110405