[go: up one dir, main page]

EP0985790B1 - Dynamically controlled electronic lock and control system with such a lock - Google Patents

Dynamically controlled electronic lock and control system with such a lock Download PDF

Info

Publication number
EP0985790B1
EP0985790B1 EP99117014A EP99117014A EP0985790B1 EP 0985790 B1 EP0985790 B1 EP 0985790B1 EP 99117014 A EP99117014 A EP 99117014A EP 99117014 A EP99117014 A EP 99117014A EP 0985790 B1 EP0985790 B1 EP 0985790B1
Authority
EP
European Patent Office
Prior art keywords
value
register
reference value
current value
shift register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP99117014A
Other languages
German (de)
French (fr)
Other versions
EP0985790A1 (en
Inventor
Jean-Luc Monnier
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
MR Electronic SA
Original Assignee
MR Electronic SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by MR Electronic SA filed Critical MR Electronic SA
Publication of EP0985790A1 publication Critical patent/EP0985790A1/en
Application granted granted Critical
Publication of EP0985790B1 publication Critical patent/EP0985790B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G07—CHECKING-DEVICES
    • G07C—TIME OR ATTENDANCE REGISTERS; REGISTERING OR INDICATING THE WORKING OF MACHINES; GENERATING RANDOM NUMBERS; VOTING OR LOTTERY APPARATUS; ARRANGEMENTS, SYSTEMS OR APPARATUS FOR CHECKING NOT PROVIDED FOR ELSEWHERE
    • G07C9/00—Individual registration on entry or exit
    • G07C9/00174—Electronically operated locks; Circuits therefor; Nonmechanical keys therefor, e.g. passive or active electrical keys or other data carriers without mechanical keys
    • G07C9/00658—Electronically operated locks; Circuits therefor; Nonmechanical keys therefor, e.g. passive or active electrical keys or other data carriers without mechanical keys operated by passive electrical keys
    • G07C9/00674—Electronically operated locks; Circuits therefor; Nonmechanical keys therefor, e.g. passive or active electrical keys or other data carriers without mechanical keys operated by passive electrical keys with switch-buttons
    • G07C9/0069—Electronically operated locks; Circuits therefor; Nonmechanical keys therefor, e.g. passive or active electrical keys or other data carriers without mechanical keys operated by passive electrical keys with switch-buttons actuated in a predetermined sequence
    • G—PHYSICS
    • G07—CHECKING-DEVICES
    • G07C—TIME OR ATTENDANCE REGISTERS; REGISTERING OR INDICATING THE WORKING OF MACHINES; GENERATING RANDOM NUMBERS; VOTING OR LOTTERY APPARATUS; ARRANGEMENTS, SYSTEMS OR APPARATUS FOR CHECKING NOT PROVIDED FOR ELSEWHERE
    • G07C9/00—Individual registration on entry or exit
    • G07C9/00174—Electronically operated locks; Circuits therefor; Nonmechanical keys therefor, e.g. passive or active electrical keys or other data carriers without mechanical keys
    • G07C9/00896—Electronically operated locks; Circuits therefor; Nonmechanical keys therefor, e.g. passive or active electrical keys or other data carriers without mechanical keys specially adapted for particular uses
    • G07C9/00912—Electronically operated locks; Circuits therefor; Nonmechanical keys therefor, e.g. passive or active electrical keys or other data carriers without mechanical keys specially adapted for particular uses for safes, strong-rooms, vaults or the like
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T70/00—Locks
    • Y10T70/60—Systems
    • Y10T70/625—Operation and control

Definitions

  • the present invention relates to electronic control locks dynamic. It relates more particularly to a lock of the type comprising an instrument for entering data, a device electromagnetic actuation for actuating a lock and a circuit electronic.
  • Such a lock is, for example, described in US Patent 5,488,660. His opening is controlled by a combination, given by a unit central and modified each time the lock is opened. As the lock and the central unit are not directly connected to each other it is necessary that they can work in synchronism, so that the code issued by the central unit can be checked as correct by the lock.
  • These locks are particularly intended to allow unique access to a protected space, for example inside a cash dispenser bank, to ensure its maintenance and loading. They allow in particular to prevent people once responsible for a maintenance can use the code given to them to open subsequently the lock. In this way, it is not possible to access protected space without first obtaining an access code from the central managing the system. As a result, the security of access.
  • the input combination is defined by a central computer managing the system, which has the same means of calculation and keeps in memory the same information as the lock.
  • the combinations are calculated, both in the lock only at the central, based on numbers in memory and applying pre-established mathematical formulas.
  • the lock further comprises means for comparison to compare the combination entered with the generated combination, the lock being released if combinations are equal.
  • combination is meant a number entered in the lock for comparison with a number generated in the lock, these two numbers must be equal.
  • US Patent 5,363,448 describes a method of coding and transmission between a transmitting unit and a receiving unit, each comprising a microprocessor associated with a PROM, a RAM and a ROM.
  • Two numbers are generated independently by means of a recurrence shift register, commonly called LFSR from the English Linear Feed Shift Register, whose principle will be explained later. These two numbers are then coded using a mask specific to the transmitter and associated by concatenation.
  • One of the numbers contains at least one command bit, for which the number of iterations used for its generation varies pseudo-randomly.
  • the result is transmitted to the receiver which, on the one hand, performs the operation of decoding of the number received and, on the other hand, generates a number
  • the lock according to the invention is constituted as in claim 1.
  • Such a lock requires a new access code for each manipulation correct, which reduces the risk of unauthorized access, as mentioned above, and this remarkably well.
  • Code means a number or a word introduced into the lock and processed by the electronic circuit to give a value which, compared to another defined value also by the circuit, allows or not the opening of the lock.
  • the processing unit includes registers shift, each comprising a plurality of cells, numbered from 0 to n and in which the last information entered occupies the highest ranking cell low.
  • the processing unit further comprises three OR doors exclusive, each with two inputs and one output and defining with the shift registers recurrence shift registers.
  • the processing unit further comprises a logical processing unit arranged to verify that cells of the same rank from at least some of the prime and second shift registers, have identical content.
  • the lock is further characterized in that the processing unit is arranged so that it compares only a fraction of the elements of the current value and the reference value.
  • the logical processing unit takes into account only a part only cells of the first and second shift registers.
  • the present invention also relates to a control system comprising a central device arranged to generate codes of different successive controls and a dynamically controlled lock.
  • control system is characterized in that the central device and the lock comprise shift registers each comprising cells, numbered from 0 to n, and in which the last information entered occupies the lowest ranking cell.
  • the lock processing unit further includes a logic processing unit to verify that the cells of the same rank of at least part of the first and second register have identical content.
  • the system of control is characterized in that the logic processing unit of the lock is arranged so that it compares only part elements of the current value and the reference value and in that the processing unit of the central device further comprises a processing unit logical processing to process the reference value contained in the first shift register and to enter the value after processing in the fourth shift register, a fifth shift register and a sixth shift register cooperating with the logic processing unit to respectively hide a number of cells from the first register and to introduce a random value in cells whose elements do not are not subject to comparison.
  • the lock as schematically shown in Figure 1 has a instrument 10 for entering data into the lock, an electronic circuit of information processing 12 and a control system 14 of the locking and unlocking.
  • the instrument 10 has a keyboard 16 and a screen 18, allowing respectively the user to enter and obtain relative information current operations.
  • the electronic circuit includes a microprocessor 20, a memory 22 of type ROM, containing the control programs, a set of 24 programmable memories, E2PROM type, allowing to memorize successive values intended for managing the opening of the lock and a set of volatile memories 25, of RAM type, in which are defined registers which will be described in more detail with reference to Figures 2, 3 and 4.
  • the control system 14 comprises a motor 26 and a lock 28, driven by a wheel 27 secured to the axis of the motor 26.
  • the lock could also be controlled by an electromagnet.
  • the lock as described allows, for example, to control the opening a cash machine.
  • the person responsible for ensure loading must occur, it requests an access code to the company managing this distributor.
  • the code is defined by a central unit, which will be the subject of a more detailed description with reference to FIG. 5a.
  • the code is entered using the keyboard 16.
  • the microprocessor 20 processes the values contained in the corresponding reprogrammable memories 24 to the last recognized code as well as the new code entered, to obtain a REF reference value, function only of reference values earlier, and a current CRT value. If there is a match between REF and CRT, it allows the opening of lock 28 and stores the new values obtained by combining the old values and the code entered.
  • LFSR Linear feed shift register
  • Figure 2 It includes, in this figure, a shift register 30, comprising forty cells numbered from 0 to 39 and each containing an element of a recorded binary value, and a gate Exclusive OR 32, one of the inputs of which, bearing the reference 32a, is connected to the row 1 cell and the other 32b to the row 32 cell.
  • the output 32c is connected to the input of the shift register 30, that is to say the cell of rank 0 .
  • a new element is introduced into the row 0 cell at each clock signal CLK and the content of the cells is shifted by one row.
  • the value entered is defined by the contents of the shift register itself.
  • the new value entered is defined by the values contained in the cells of rank 1 and 32 which are respectively connected to the inputs 32a and 32b of the gate 32.
  • Figure 3 shows a combination combination recurrence shift register values, intended to define a new current value CRT, starting from the old current value and an INT input value whose characteristics will be specified later. It has two registers to offsets 36 and 38 and two exclusive OR doors 40 and 42, each having two inputs defined by the letters a and b and an output defined by the letter c.
  • the access code in decimal code, entered into the lock using the keypad 16.
  • An electronic circuit 43 transforms it into binary code, defining a input value INT, introduced into register 38 by parallel loading.
  • the two shift registers 36 and 38 each include forty cells, numbered from 0 to 39 .
  • the inputs 40a and 40b of the door 40 are respectively connected to the cells of rows 1 and 32 of the register 36.
  • the inputs 42a and 42b of the door 42 are respectively connected to the output 40c of the door 40 and to the cell of the row 39 from register 38.
  • the register 36 therefore initially contains the value CRT originating from the previous transaction and the register 38 the value INT newly introduced.
  • the logic states of these two inputs define binary information introduced into the row 0 cell of register 36. In this way, each time a clock signal is applied to register 38, its content is shifted by one row and a bit is introduced into register 36, a function its own content and that of the register 38.
  • a value combination recurrence shift register allows to obtain a predictable value, from two known values. It is however extremely difficult to determine this value if one does not know not the structure of the shift registers.
  • the door 50 comprises two inputs 50a and 50b respectively connected to the cells of rows 32 and 1 of the register 44.
  • the door 52 comprises inputs 52a and 52b respectively connected to the output 50c of the door 50 and to the cell row 39 of register 48.
  • the switch 54 comprises two inputs 54a and 54b and two outputs 54c and 54d.
  • the row 39 cell of the register 48 is also connected to the first input 54a of the switch 54.
  • the second input 54b is connected to the output 52c of the door 52.
  • the outputs 54c and 54d are respectively connected to the cells of rank 0 registers 44 and 46.
  • register 46 The content of register 46 is then transformed into decimal code by means not shown in the drawing, the number obtained taking the place of code access.
  • Figure 5a shows, schematically, the device of the central unit intended to define the successive access codes of a control lock dynamic, the logic device of which is shown in Figure 5b.
  • the central unit device has two reprogrammable memories 58 and 60, a value processing recurrence shift register 62, such that defined with reference to FIG. 2 and a shift register with recurrence of combination and mixing 63, as defined with reference to FIG. 4.
  • the constituent parts of these registers bear the same references as those used in these figures.
  • It also includes two shift registers 64 and 68, and a logic processing unit 70 comprising means schematically represented in 72 and 76, and intended to ensure an AND logic function and an OR logic function respectively.
  • Memories 58 and 60 respectively contain REF and CRT values whose characteristics will be specified later.
  • the registers 64 and 68 have the same number of cells.
  • the register 64 contains a constant MAS value, defining the cells whose content is encrypted, identified by 1, while cells with clear content contain a 0.
  • Register 68 is intended to receive a random value ALE. It is obtained from a random binary number, comprising as many digits as the registers have cells, generated by the unit central by means known to those skilled in the art and not shown in drawing, and treated by comparison with the contents of register 64 so that for all the cells of register 64 containing a 1, the cell of the same rank of register 68 is brought to 0. In this way, the cells occupied by the variable elements of the ALE value correspond to the cells of register 64 whose content is equal to 0. The other cells contain the value 0.
  • the contents of memories 58 and 60 are respectively introduced, by parallel loading, in the registers 30 of the shift register at recurrence of value processing 62, and 44 of the shift register at combination recurrence and mixing 63.
  • a CLK REF clock signal is applied to register 30, to define a new REF value.
  • registers 30, 64 and 68 are then processed in parallel, by means of the logic processing unit 70. More specifies, the contents of registers 30 and 64 are processed using the AND function represented in 72. The value thus obtained is equal to the content of register 30 when the content of register 64 is equal to 1, and to 0 in the other cases.
  • a CLK clock signal is then applied to registers 44, 46, 48 and 64.
  • the information contained in register 64 commands the switch 54 so that the signals from register 48 are directly entered into register 46 when the contents of the cell of register 64 is equal to 0 and in register 44 when it is equal to 1.
  • register 46 contains the value, called INT, comprising a random part and a part intended for controlling opening the lock.
  • INT is then transformed into code decimal, by means not shown, to make it read and easier processing. The code is thus transmitted to the person who is to open the lock.
  • the access code is processed, after introduction using the keyboard and transformation into binary value, by the logical device of the lock as shown in Figure 5b.
  • This device includes, for this purpose, two reprogrammable memories 80 and 82, a shift register with value processing recurrence 84, as defined with reference to the figure 2 and a combination of values 86 recurrence shift register, such as defined with reference to Figure 3.
  • the constituent parts of these registers bear the same references as those used in these figures.
  • This device further comprises a shift register 88, and a unit for logic processing 90 comprising means schematically represented in 92, 94 and 96, and intended to ensure respectively logical functions OR exclusive, AND and SI.
  • Memories 80 and 82 respectively contain REF and CRT values, equal to the values contained in the central unit. To make it so, there suffices that at the start, equal values are entered in the memories the lock and the central unit. These values adjust then automatically.
  • Register 88 contains a constant value MAS equal to the value contained in register 64.
  • the starting of the system causes the respective transfer of the contents of memories 80 and 82 in the registers 30 and 36.
  • the access code decimal
  • the access code is transformed into binary and gives the value INT introduced in parallel in register 38.
  • the content of this register is then processed by the combination value shift register 86.
  • the content of register 30 is processed as explained in reference to figure 2.
  • Elements of cells of the same rank in registers 30, 36 and 88 are then processed in parallel by means of the logic unit 90. Whenever elements of the same rank in registers 30 and 36 are equal, the element resulting from the exclusive OR function is equal to 0, while if they differ, it is equal to 1. By treating the resulting elements with the same elements rank of the MAS value contained in register 88, by means of the function AND 94, the variable elements of the ALE value are always equal to 0. In other words if all the same encrypted items of registers 30 and 36 are equal, the signal from the AND gate is always equal to 0. If this is if so, the IF function answers YES and the lock is open or released. If at contrary, at least one of the encrypted elements differs, the IF function responds NO and the lock remains blocked.
  • the person requesting the code gives a receipt to the central unit which transfer to memories 58 and 60 the respective contents of registers 30 and 44, as new REF and current CRT reference values, in the device as described with reference to FIG. 5a.
  • the decimal code given to the person to open the lock is defined by the combination of elements obtained from the processing of the stored values REF and CRT and random elements. So it is impossible, based on the code as well given, to determine precisely what will be the value of the next code to introduce. Also, even knowing the ranks of the cells containing elements relating to the random part, it is impossible to define a code to come without knowing, at the same time, the content of the REF values and CRT and the structure of recurrence shift registers.
  • the dynamically controlled system can be associated with a classic constant code system.

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Storage Device Security (AREA)
  • Lock And Its Accessories (AREA)
  • Selective Calling Equipment (AREA)

Abstract

The electronic bolt opening system has digital words which are entered through an input panel (10) to drive an electronic circuit (12) driving a bolt (28) to an open or closed position. The electronic circuit has a memory holding a reference value. Another memory holds a current value. Logic and a second register are used to determine whether the input code is correct, to determine bolt opening.

Description

La présente invention concerne les serrures électroniques à commande dynamique. Elle se rapporte plus particulièrement à une serrure du type comportant un instrument pour entrer des données, un dispositif électromagnétique d'actionnement pour actionner un verrou et un circuit électronique.The present invention relates to electronic control locks dynamic. It relates more particularly to a lock of the type comprising an instrument for entering data, a device electromagnetic actuation for actuating a lock and a circuit electronic.

Une telle serrure est, par exemple, décrite dans le brevet US 5'488'660. Son ouverture est commandée par une combinaison, donnée par une unité centrale et modifiée à chaque fois que la serrure est ouverte. Comme la serrure et l'unité centrale ne sont pas reliées directement l'une à l'autre, il est nécessaire qu'elles puissent travailler en synchronisme, de manière que le code émis par l'unité centrale puisse être vérifié comme correct par la serrure.Such a lock is, for example, described in US Patent 5,488,660. His opening is controlled by a combination, given by a unit central and modified each time the lock is opened. As the lock and the central unit are not directly connected to each other it is necessary that they can work in synchronism, so that the code issued by the central unit can be checked as correct by the lock.

Ces serrures sont particulièrement destinées à permettre un accès unique à un espace protégé, par exemple à l'intérieur d'un distributeur de billets de banque, pour en assurer son entretien et son chargement. Elles permettent notamment d'éviter que des personnes chargées une fois d'une opération de maintenance puissent utiliser le code qui leur a été transmis pour ouvrir ultérieurement la serrure. De la sorte, il n'est pas possible d'accéder à l'espace protégé sans obtenir préalablement un code d'accès auprès de la centrale gérant le système. De ce fait, on augmente considérablement la sécurité d'accès.These locks are particularly intended to allow unique access to a protected space, for example inside a cash dispenser bank, to ensure its maintenance and loading. They allow in particular to prevent people once responsible for a maintenance can use the code given to them to open subsequently the lock. In this way, it is not possible to access protected space without first obtaining an access code from the central managing the system. As a result, the security of access.

De manière plus précise, la serrure décrite dans le brevet mentionné plus haut comporte un clavier pour entrer les combinaisons dans la serrure, un affichage pour afficher les informations relatives à l'entrée de données, et un circuit électronique pour recevoir la combinaison et pour la comparer avec une combinaison autorisée. Le circuit électronique comprend:

  • un dispositif activé lors de l'introduction d'une combinaison d'entrée, pour générer une combinaison à partir d'informations précédemment mémorisées,
  • un comparateur, pour comparer la combinaison d'entrée avec la combinaison générée et, en cas d'égalité, pour adresser des signaux de commande du verrou et de mémorisation des nouvelles informations.
More specifically, the lock described in the aforementioned patent includes a keyboard for entering combinations in the lock, a display for displaying information relating to data entry, and an electronic circuit for receiving the combination and for compare with an authorized combination. The electronic circuit includes:
  • a device activated during the introduction of an input combination, to generate a combination from previously stored information,
  • a comparator, to compare the input combination with the generated combination and, in the event of a tie, to send signals for controlling the lock and memorizing new information.

Dans cette serrure, la combinaison est obtenue à partir d'opérations mathématiques dans lesquelles interviennent entre autres:

  • la dernière combinaison acceptée,
  • un paramètre spécifique à la serrure,
  • une combinaison maítresse, et
  • une valeur variable selon une loi prédéfinie, par exemple le nombre d'ouvertures.
In this lock, the combination is obtained from mathematical operations in which inter alia intervene:
  • the last accepted combination,
  • a parameter specific to the lock,
  • a master suit, and
  • a variable value according to a predefined law, for example the number of openings.

La combinaison d'entrée est définie par un ordinateur de la centrale gérant le système, qui comporte les mêmes moyens de calcul et conserve en mémoire les mêmes informations que la serrure. Les combinaisons sont calculées, tant dans la serrure qu'à la centrale, sur la base de nombres en mémoires et en appliquant des formules mathématiques préétablies. La serrure comporte, en outre, des moyens de comparaison pour comparer la combinaison entrée avec la combinaison générée, le verrou étant libéré si les combinaisons sont égales.The input combination is defined by a central computer managing the system, which has the same means of calculation and keeps in memory the same information as the lock. The combinations are calculated, both in the lock only at the central, based on numbers in memory and applying pre-established mathematical formulas. The lock further comprises means for comparison to compare the combination entered with the generated combination, the lock being released if combinations are equal.

On entend par combinaison un nombre introduit dans la serrure pour être comparé avec un nombre généré dans la serrure, ces deux nombres devant être égaux.By combination is meant a number entered in the lock for comparison with a number generated in the lock, these two numbers must be equal.

En développant une approche différente, dans laquelle les informations en mémoires sont traitées au moyen de fonctions logiques, il est possible de réaliser des serrures permettant d'améliorer encore la sécurité d'accès.By developing a different approach, in which the information stored are processed by means of logic functions, it is possible to make locks allowing to further improve access security.

Par exemple, le brevet US 5 363 448 décrit une méthode de codage et de transmission entre une unité émettrice et une unité réceptrice, comprenant chacune un microprocesseur associé à une PROM, une RAM et une ROM. Deux nombres sont générés indépendamment au moyen d'un registre à décalage à récurrence, communément appelé LFSR de l'anglais Linear Feed Shift Register, dont le principe sera expliqué plus loin. Ces deux nombres sont ensuite codés au moyen d'un masque particulier à l'émetteur et associés par concaténation. L'un des nombres contient au moins un bit de commande, pour lequel le nombre d'itération utilisé pour sa génération varie de façon pseudo-aléatoire.For example, US Patent 5,363,448 describes a method of coding and transmission between a transmitting unit and a receiving unit, each comprising a microprocessor associated with a PROM, a RAM and a ROM. Two numbers are generated independently by means of a recurrence shift register, commonly called LFSR from the English Linear Feed Shift Register, whose principle will be explained later. These two numbers are then coded using a mask specific to the transmitter and associated by concatenation. One of the numbers contains at least one command bit, for which the number of iterations used for its generation varies pseudo-randomly.

Puis, le résultat est transmis au récepteur qui, d'une part, effectue l'opération de décodage du nombre reçu et, d'autre part, génère un nombreThen, the result is transmitted to the receiver which, on the one hand, performs the operation of decoding of the number received and, on the other hand, generates a number

Cependant, les possibilités offertes par les moyens logiques peuvent être mieux exploitées de manière à fournir une sécurité du codage accrue.However, the possibilities offered by logical means may be better operated to provide increased coding security.

A cet effet, la serrure selon l'invention est constituée comme dans la revendication 1.To this end, the lock according to the invention is constituted as in claim 1.

Une telle serrure nécessite un nouveau code d'accès à chaque manipulation correcte, ce qui réduit les risques d'accès non autorisés, comme évoqué ci-dessus, et cela de manière remarquablement performante. Such a lock requires a new access code for each manipulation correct, which reduces the risk of unauthorized access, as mentioned above, and this remarkably well.

On entend par code un nombre ou un mot introduit dans la serrure et traité par le circuit électronique pour donner une valeur qui, comparée à une autre valeur définie également par le circuit, permet ou non l'ouverture de la serrure.Code means a number or a word introduced into the lock and processed by the electronic circuit to give a value which, compared to another defined value also by the circuit, allows or not the opening of the lock.

Dans un mode de réalisation particulier, l'unité de traitement comporte des registres à décalage, comprenant chacun une pluralité de cellules, numérotées de 0 à n et dans lesquelles la dernière information introduite occupe la cellule de rang le plus bas.In a particular embodiment, the processing unit includes registers shift, each comprising a plurality of cells, numbered from 0 to n and in which the last information entered occupies the highest ranking cell low.

De manière plus précise, l'unité de traitement comporte, en outre, trois portes OU exclusif, munies chacune de deux entrées et d'une sortie et définissant avec les registres à décalage des registres à décalage à récurrence.More specifically, the processing unit further comprises three OR doors exclusive, each with two inputs and one output and defining with the shift registers recurrence shift registers.

Plus particulièrement, l'unité de traitement comporte:

  • un registre à décalage à récurrence de traitement de valeur, comprenant un premier registre à décalage et une porte OU exclusif, pour traiter l'ancienne valeur de référence en vue d'obtenir une nouvelle valeur de référence, et
  • un registre à décalage à récurrence, de combinaison, comprenant un deuxième registre à décalage, dans lequel est introduite la valeur courante, et un troisième registre à décalage, dans lequel est introduite la valeur d'entrée et deux portes OU exclusif pour combiner la valeur courante et la valeur d'entrée et pour définir la nouvelle valeur courante.
More particularly, the processing unit comprises:
  • a value processing recurrence shift register, comprising a first shift register and an exclusive OR gate, for processing the old reference value in order to obtain a new reference value, and
  • a combination recurrence shift register, comprising a second shift register, into which the current value is entered, and a third shift register, into which the input value is entered and two exclusive OR gates for combining the value current value and the input value and to define the new current value.

L'unité de traitement comporte, en outre, une unité de traitement logique agencée pour vérifier que les cellules de même rang d'une partie au moins des premier et deuxième registres à décalage, ont un contenu identique.The processing unit further comprises a logical processing unit arranged to verify that cells of the same rank from at least some of the prime and second shift registers, have identical content.

On relèvera que le système objet du brevet mentionné plus haut conduit à des combinaisons qui sont parfaitement déterminées. En d'autres termes, en connaissant l'algorithme, ce qui peut se faire facilement en disposant d'un système de ce type, et en analysant quelques combinaisons successives, il est possible de définir les combinaisons suivantes. Certes, l'accès à la serrure est rendu plus difficile que lorsque le code ne change pas, mais il est encore possible, avec des moyens relativement modestes, de générer les combinaisons d'ouverture subséquentes sur la base d'informations relativement faciles à obtenir et accéder ainsi de manière non autorisée à l'espace protégé.It will be noted that the system which is the subject of the patent mentioned above leads to combinations that are perfectly determined. In other words, in knowing the algorithm, which can be easily done by having a system of this type, and by analyzing a few successive combinations, it is possible to define the following combinations. Admittedly, access to the lock is made more difficult that when the code doesn't change, but it's still possible, with relatively modest means, to generate the subsequent opening combinations based on information relatively easy to obtain and thus gain unauthorized access to protected space.

Un but important de la présente invention est de pallier cet inconvénient. A cet effet, la serrure est, en outre, caractérisée en ce que l'unité de traitement est agencée de manière qu'elle ne compare qu'une partie seulement des éléments de la valeur courante et de la valeur de référence. De manière plus précise, l'unité de traitement logique ne prend en compte qu'une partie seulement des cellules des premier et deuxième registres à décalage.An important object of the present invention is to overcome this drawback. In this effect, the lock is further characterized in that the processing unit is arranged so that it compares only a fraction of the elements of the current value and the reference value. In a more precise, the logical processing unit takes into account only a part only cells of the first and second shift registers.

La présente invention concerne également un système de commande comportant un dispositif central agencé pour générer des codes de commande successifs différents et une serrure à commande dynamique.The present invention also relates to a control system comprising a central device arranged to generate codes of different successive controls and a dynamically controlled lock.

Ce système de commande est caractérisé en ce que le dispositif central comprend:

  • une première mémoire pour mémoriser une valeur de référence, égale à la valeur de référence contenue dans la première mémoire de la serrure,
  • une deuxième mémoire pour mémoriser une valeur courante, égale à la valeur courante contenue dans la deuxième mémoire de la serrure,
  • une unité de traitement comprenant :
    • un premier registre pour traiter la valeur de référence,
    • un deuxième registre pour traiter la valeur courante,
    • des moyens pour transférer la valeur de référence et la valeur courante de sa mémoire dans son registre respectif et réciproquement,
    • des moyens pour traiter la valeur de référence contenue dans le premier registre, pour définir une nouvelle valeur de référence remplaçant la valeur contenue antérieurement dans le premier registre,
    • des moyens pour combiner la valeur courante contenue dans le deuxième registre et la nouvelle valeur de référence, pour définir une valeur d'entrée contenue dans un troisième registre et une nouvelle valeur courante contenue dans le deuxième registre.
This control system is characterized in that the central device comprises:
  • a first memory for storing a reference value, equal to the reference value contained in the first memory of the lock,
  • a second memory for storing a current value, equal to the current value contained in the second memory of the lock,
  • a processing unit comprising:
    • a first register to process the reference value,
    • a second register to process the current value,
    • means for transferring the reference value and the current value of its memory into its respective register and vice versa,
    • means for processing the reference value contained in the first register, for defining a new reference value replacing the value previously contained in the first register,
    • means for combining the current value contained in the second register and the new reference value, to define an input value contained in a third register and a new current value contained in the second register.

Afin d'utiliser des moyens aussi simples que possible pour la création des codes d'accès, le système de commande est caractérisé en ce que le dispositif central et la serrure comportent des registres à décalage comprenant chacun des cellules, numérotées de 0 à n, et dans lesquelles la dernière information introduite occupe la cellule de rang le plus bas.In order to use as simple means as possible for the creation of access codes, the control system is characterized in that the central device and the lock comprise shift registers each comprising cells, numbered from 0 to n, and in which the last information entered occupies the lowest ranking cell.

Dans un mode particulièrement avantageux de réalisation de l'invention, le système de commande est caractérisé en ce que l'unité de traitement de la serrure comporte, en outre, trois portes OU exclusif munies chacune de deux entrées et d'une sortie, définissant avec lesdits registres:

  • un registre à décalage à récurrence de traitement de valeur, comprenant un premier registre à décalage dans lequel est introduite la valeur de référence et une porte OU exclusif pour traiter l'ancienne valeur de référence en vue d'obtenir une nouvelle valeur de référence, et
  • un registre à décalage à récurrence, de combinaison, comprenant un deuxième registre à décalage dans lequel est introduite la valeur courante, et un troisième registre à décalage dans lequel est introduite la valeur d'entrée et deux portes OU exclusif, pour combiner la valeur courante et la valeur d'entrée et pour définir la nouvelle valeur courante,
et en ce que l'unité de traitement du dispositif comporte, en outre, trois portes OU exclusif et un commutateur, définissant ensemble:
  • un registre à décalage à récurrence de traitement de valeur, comprenant un premier registre à décalage dans lequel est introduite la valeur de référence, et une porte OU exclusif pour traiter l'ancienne valeur de référence en vue d'obtenir une nouvelle valeur de référence, et
  • un registre à décalage à récurrence de combinaison et mixage, comprenant un deuxième registre à décalage dans lequel la valeur courante est introduite, un troisième registre à décalage dans lequel la valeur d'entrée est introduite, et un quatrième registre à décalage dans lequel une valeur provenant au moins médiatement du premier registre à décalage est introduite, et deux portes OU exclusif, pour traiter la valeur contenue dans le quatrième registre et l'ancienne valeur courante, en vue d'obtenir la valeur d'entrée et une nouvelle valeur courante.
In a particularly advantageous embodiment of the invention, the control system is characterized in that the lock processing unit further comprises three exclusive OR doors each provided with two inputs and one output, defining with said registers:
  • a value processing recurrence shift register, comprising a first shift register into which the reference value is entered and an exclusive OR gate for processing the old reference value in order to obtain a new reference value, and
  • a combination recurrence shift register, comprising a second shift register into which the current value is entered, and a third shift register into which the input value is entered and two exclusive OR gates, for combining the current value and the input value and to define the new current value,
and in that the processing unit of the device further comprises three exclusive OR gates and a switch, defining together:
  • a shift register with value processing recurrence, comprising a first shift register into which the reference value is introduced, and an exclusive OR gate for processing the old reference value in order to obtain a new reference value, and
  • a combination and mixing recurrence shift register, comprising a second shift register into which the current value is entered, a third shift register into which the input value is entered, and a fourth shift register into which a value from at least the first shift register is introduced, and two exclusive OR gates, to process the value contained in the fourth register and the old current value, in order to obtain the input value and a new current value.

Pour assurer le traitement des informations, l'unité de traitement de la serrure comporte, en outre, une unité de traitement logique pour vérifier que les cellules de même rang d'une partie au moins du premier et du deuxième registre ont un contenu identique.To ensure the processing of information, the lock processing unit further includes a logic processing unit to verify that the cells of the same rank of at least part of the first and second register have identical content.

Comme cela a été expliqué plus haut, l'analyse de codes successifs et la connaissance de l'algorithme les générant peut permettre de définir les codes à venir. Dès lors que la serrure est agencée de manière qu'une partie seulement des informations contenues dans le code est lue par le comparateur, il est possible d'introduire des valeurs aléatoires, rendant ainsi illusoire la détermination des codes à venir. A cet effet, le système de commande est caractérisé en ce que l'unité de traitement logique de la serrure est agencée de manière qu'elle ne compare qu'une partie seulement des éléments de la valeur courante et de la valeur de référence et en ce que l'unité de traitement du dispositif central comporte, en outre, une unité de traitement logique pour traiter la valeur de référence contenue dans le premier registre à décalage et pour introduire la valeur après traitement dans le quatrième registre à décalage, un cinquième registre à décalage et un sixième registre à décalage coopérant avec l'unité de traitement logique pour respectivement masquer un certain nombre de cellules du premier registre et pour introduire une valeur aléatoire dans des cellules dont les éléments ne font pas l'objet de la comparaison.As explained above, the analysis of successive codes and the knowledge of the algorithm generating them can help define the codes to come up. As soon as the lock is arranged so that part only information contained in the code is read by the comparator, it is possible to introduce random values, thus making the determination of future codes is illusory. To this end, the system of control is characterized in that the logic processing unit of the lock is arranged so that it compares only part elements of the current value and the reference value and in that the processing unit of the central device further comprises a processing unit logical processing to process the reference value contained in the first shift register and to enter the value after processing in the fourth shift register, a fifth shift register and a sixth shift register cooperating with the logic processing unit to respectively hide a number of cells from the first register and to introduce a random value in cells whose elements do not are not subject to comparison.

D'autres avantages et caractéristiques de l'invention ressortiront de la description qui va suivre, faite en regard du dessin annexé, dans lequel:

  • La figure 1 montre un schéma général d'une serrure à commande dynamique selon l'invention,
  • Les figures 2 à 4 montrent respectivement des schémas de registres à décalage à récurrence, de traitement de valeur, de combinaison de valeurs et de combinaison et mixage, et
  • Les figures 5a et 5b représentent la structure schématique du système selon l'invention, de l'unité centrale en a et de la serrure en b.
Other advantages and characteristics of the invention will emerge from the description which follows, given with reference to the appended drawing, in which:
  • FIG. 1 shows a general diagram of a dynamically controlled lock according to the invention,
  • FIGS. 2 to 4 respectively show diagrams of shift registers with recurrence, value processing, combination of values and combination and mixing, and
  • FIGS. 5a and 5b show the schematic structure of the system according to the invention, of the central unit at a and of the lock at b.

La serrure telle que schématiquement représentée à la figure 1 comporte un instrument 10 pour entrer des données dans la serrure, un circuit électronique de traitement des informations 12 et un système de commande 14 du verrouillage et du déverrouillage.The lock as schematically shown in Figure 1 has a instrument 10 for entering data into the lock, an electronic circuit of information processing 12 and a control system 14 of the locking and unlocking.

L'instrument 10 comporte un clavier 16 et un écran 18, permettant respectivement à l'utilisateur d'introduire et d'obtenir des informations relatives aux opérations en cours.The instrument 10 has a keyboard 16 and a screen 18, allowing respectively the user to enter and obtain relative information current operations.

Le circuit électronique comprend un microprocesseur 20, une mémoire 22 de type ROM, contenant les programmes de commande, un ensemble de mémoires reprogrammables 24, de type E2PROM, permettant de mémoriser les valeurs successives destinées à la gestion de l'ouverture du verrou et un ensemble de mémoires volatiles 25, de type RAM, dans lequel sont définis des registres qui seront décrit de manière plus détaillée en référence aux figures 2, 3 et 4.The electronic circuit includes a microprocessor 20, a memory 22 of type ROM, containing the control programs, a set of 24 programmable memories, E2PROM type, allowing to memorize successive values intended for managing the opening of the lock and a set of volatile memories 25, of RAM type, in which are defined registers which will be described in more detail with reference to Figures 2, 3 and 4.

Le système de commande 14 comporte un moteur 26 et un verrou 28, entraíné par une roue 27 solidaire de l'axe du moteur 26. On relèvera incidemment que le verrou pourrait également être commandé par un électroaimant.The control system 14 comprises a motor 26 and a lock 28, driven by a wheel 27 secured to the axis of the motor 26. We will raise incidentally, the lock could also be controlled by an electromagnet.

La serrure telle que décrite permet, par exemple, de commander l'ouverture d'un distributeur de billets de banque. Lorsque la personne responsable d'en assurer le chargement doit intervenir, elle demande un code d'accès à la société gérant ce distributeur. Le code est défini par une unité centrale, qui fera l'objet d'une description plus détaillée en référence à la figure 5a. The lock as described allows, for example, to control the opening a cash machine. When the person responsible for ensure loading must occur, it requests an access code to the company managing this distributor. The code is defined by a central unit, which will be the subject of a more detailed description with reference to FIG. 5a.

L'entrée du code se fait au moyen du clavier 16. Le microprocesseur 20 traite les valeurs contenues dans les mémoires reprogrammables 24 correspondant au dernier code reconnu ainsi que le nouveau code entré, pour obtenir une valeur de référence REF, fonction uniquement des valeurs de références antérieures, et une valeur courante CRT. S'il y a concordance entre REF et CRT, il permet l'ouverture du verrou 28 et mémorise les nouvelles valeurs obtenues par combinaison des anciennes valeurs et du code entré.The code is entered using the keyboard 16. The microprocessor 20 processes the values contained in the corresponding reprogrammable memories 24 to the last recognized code as well as the new code entered, to obtain a REF reference value, function only of reference values earlier, and a current CRT value. If there is a match between REF and CRT, it allows the opening of lock 28 and stores the new values obtained by combining the old values and the code entered.

Si, au contraire, il n'y a pas concordance, le verrou reste bloqué et le contenu des mémoires 24 n'est pas modifié. Après avoir terminé le travail qu'il avait à effectuer, l'utilisateur donne quittance à la société gérant le distributeur, qui introduit l'information dans l'unité centrale.If, on the contrary, there is no match, the lock remains blocked and the content of memories 24 is not modified. After he finished the job he had to perform, the user gives receipt to the company managing the distributor, which enters the information into the central unit.

Pour bien saisir la manière dont la fonction de traitement des informations est assurée, il est nécessaire de comprendre ce qu'est un registre à décalage à récurrence, plus connu sous son appellation anglaise de "Linear feed shift register" (LFSR) et décrit par exemple dans EDN ACCESS, 4 janvier 1996, sous le titre "The Ouroboros of the digital consciousness: Linear feedback-shift registers". L'un d'entre eux est représenté à la figure 2. Il comporte, sur cette figure, un registre à décalage 30, comprenant quarante cellules numérotées de 0 à 39 et contenant chacune un élément d'une valeur binaire enregistrée, et une porte OU exclusif 32, dont l'une des entrées, portant la référence 32a, est reliée à la cellule de rang 1 et l'autre 32b à la cellule de rang 32. La sortie 32c est reliée à l'entrée du registre à décalage 30, soit à la cellule de rang 0.To fully understand the way in which the information processing function is ensured, it is necessary to understand what a recurrence shift register, better known by its English name of "Linear feed shift register" (LFSR) and described by example in EDN ACCESS, January 4, 1996, under the title "The Ouroboros of the digital consciousness: Linear feedback-shift registers". One of them is shown in Figure 2. It includes, in this figure, a shift register 30, comprising forty cells numbered from 0 to 39 and each containing an element of a recorded binary value, and a gate Exclusive OR 32, one of the inputs of which, bearing the reference 32a, is connected to the row 1 cell and the other 32b to the row 32 cell. The output 32c is connected to the input of the shift register 30, that is to say the cell of rank 0 .

Selon le principe des registres à décalage, on introduit à chaque signal d'horloge CLK un nouvel élément dans la cellule de rang 0 et le contenu des cellules est décalé de un rang. Dans le registre à décalage à récurrence de la figure 2, la valeur entrée est définie par le contenu du registre à décalage lui-même. A chaque fois qu'on fait avancer le registre de un pas, la nouvelle valeur introduite est définie par les valeurs contenues dans les cellules de rang 1 et 32 qui sont reliées respectivement aux entrées 32a et 32b de la porte 32. According to the principle of shift registers, a new element is introduced into the row 0 cell at each clock signal CLK and the content of the cells is shifted by one row. In the recurrence shift register of Figure 2, the value entered is defined by the contents of the shift register itself. Each time the register is advanced by one step, the new value entered is defined by the values contained in the cells of rank 1 and 32 which are respectively connected to the inputs 32a and 32b of the gate 32.

Lorsque les contenus de ces cellules sont égaux (0-0 ou 1-1), le signal de sortie de la porte 32 vaut 0. Si, au contraire, les contenus sont différents (0-1 ou 1-0), le signal de sortie est égal à 1. On peut ainsi générer, de manière simple, une succession de nombres binaires ayant un caractère quasi aléatoire, et pourtant évoluant de manière prévisible. La période de répétition dépend des cellules auxquelles les entrées 32a et 32b de la porte 32 sont reliées. Avec la solution décrite ci-dessus, cette période représente plusieurs milliards de rotations.When the contents of these cells are equal (0-0 or 1-1), the signal exit from gate 32 is 0. If, on the contrary, the contents are different (0-1 or 1-0), the output signal is equal to 1. We can thus generate, so simple, a succession of binary numbers having a quasi character random, yet evolving in a predictable manner. The rehearsal period depends on the cells to which inputs 32a and 32b of gate 32 are connected. With the solution described above, this period represents several billion rotations.

La figure 3 montre un registre à décalage à récurrence de combinaison de valeurs, destiné à définir une nouvelle valeur courante CRT, à partir de l'ancienne valeur courante et d'une valeur d'entrée INT dont les caractéristiques seront précisées plus tard. Il comporte deux registres à décalages 36 et 38 et deux portes OU exclusif 40 et 42, chacune ayant deux entrées définies par les lettres a et b et une sortie définie par la lettre c. Le code d'accès, en code décimal, est entré dans la serrure au moyen du clavier 16. Un circuit électronique 43 le transforme en code binaire, définissant une valeur d'entrée INT, introduite dans le registre 38 par chargement parallèle.Figure 3 shows a combination combination recurrence shift register values, intended to define a new current value CRT, starting from the old current value and an INT input value whose characteristics will be specified later. It has two registers to offsets 36 and 38 and two exclusive OR doors 40 and 42, each having two inputs defined by the letters a and b and an output defined by the letter c. The access code, in decimal code, entered into the lock using the keypad 16. An electronic circuit 43 transforms it into binary code, defining a input value INT, introduced into register 38 by parallel loading.

Les deux registres à décalage 36 et 38 comprennent chacun quarante cellules, numérotées de 0 à 39. Les entrées 40a et 40b de la porte 40 sont respectivement reliées aux cellules de rangs 1 et 32 du registre 36. Les entrées 42a et 42b de la porte 42 sont respectivement reliées à la sortie 40c de la porte 40 et à la cellule de rang 39 du registre 38.The two shift registers 36 and 38 each include forty cells, numbered from 0 to 39 . The inputs 40a and 40b of the door 40 are respectively connected to the cells of rows 1 and 32 of the register 36. The inputs 42a and 42b of the door 42 are respectively connected to the output 40c of the door 40 and to the cell of the row 39 from register 38.

Le registre 36 contient donc initialement la valeur CRT provenant de la transaction antérieure et le registre 38 la valeur INT nouvellement introduite. Comme la cellule de rang 39 du registre 38 est reliée à l'entrée 42b de la porte 42, alors que l'autre entrée 42a est reliée à la sortie 40c de la porte 40, les états logiques de ces deux entrées définissent une information binaire introduite dans la cellule de rang 0 du registre 36. De la sorte, à chaque fois qu'un signal d'horloge est appliqué au registre 38, son contenu est décalé d'un rang et un bit est introduit dans le registre 36, fonction de son propre contenu et de celui du registre 38. The register 36 therefore initially contains the value CRT originating from the previous transaction and the register 38 the value INT newly introduced. As the cell of rank 39 of register 38 is connected to the input 42b of the door 42, while the other input 42a is connected to the output 40c of the door 40, the logic states of these two inputs define binary information introduced into the row 0 cell of register 36. In this way, each time a clock signal is applied to register 38, its content is shifted by one row and a bit is introduced into register 36, a function its own content and that of the register 38.

Un registre à décalage à récurrence de combinaison de valeurs permet d'obtenir une valeur prédictible, à partir de deux valeurs connues. Il est toutefois extrêmement difficile de déterminer cette valeur si l'on ne connaít pas la structure des registres à décalage.A value combination recurrence shift register allows to obtain a predictable value, from two known values. It is however extremely difficult to determine this value if one does not know not the structure of the shift registers.

Pour améliorer encore la sécurité d'accès, il est possible d'introduire des paramètres aléatoires dans la valeur d'entrée et de ne comparer que la part des paramètres prédictibles. A cet effet, on utilise une structure telle que représentée à la figure 4, sur laquelle on peut voir trois registres à décalage portant respectivement les références 44, 46 et 48, deux portes OU exclusif 50 et 52 et un commutateur à deux entrées et deux sorties, schématiquement représenté en 54. L'ensemble forme un registre à décalage à récurrence de combinaison et de mixage. Il permet d'introduire dans les registres 44 et 46 une partie des informations contenues dans les cellules du registre 48, ces parties étant complémentaires, les autres cellules étant chargées d'informations obtenues par combinaison des informations initialement contenues dans les registres 44 et 48.To further improve access security, it is possible to introduce random parameters in the input value and compare only the share predictable parameters. For this purpose, a structure such as shown in Figure 4, in which we can see three shift registers bearing the references 44, 46 and 48 respectively, two doors OR exclusive 50 and 52 and a switch with two inputs and two outputs, schematically represented in 54. The assembly forms a shift register with recurrence of combination and mixing. It allows to enter into registers 44 and 46 part of the information contained in the cells of register 48, these parts being complementary, the other cells being charged of information obtained by combining the information initially contained in registers 44 and 48.

De manière plus précise, il permet d'obtenir, dans le registre 46, la valeur d'entrée INT comportant des informations permettant d'assurer la commande du verrou. A cet effet, la porte 50 comporte deux entrées 50a et 50b respectivement reliées aux cellules de rangs 32 et 1 du registre 44. La porte 52 comprend des entrées 52a et 52b respectivement reliées à la sortie 50c de la porte 50 et à la cellule de rang 39 du registre 48. Le commutateur 54 comprend deux entrées 54a et 54b et deux sorties 54c et 54d. La cellule de rang 39 du registre 48 est également reliée à la première entrée 54a du commutateur 54. La deuxième entrée 54b est reliée à la sortie 52c de la porte 52. Enfin, les sorties 54c et 54d sont respectivement reliées aux cellules de rang 0 des registres 44 et 46.More precisely, it makes it possible to obtain, in register 46, the input value INT comprising information making it possible to ensure control of the lock. To this end, the door 50 comprises two inputs 50a and 50b respectively connected to the cells of rows 32 and 1 of the register 44. The door 52 comprises inputs 52a and 52b respectively connected to the output 50c of the door 50 and to the cell row 39 of register 48. The switch 54 comprises two inputs 54a and 54b and two outputs 54c and 54d. The row 39 cell of the register 48 is also connected to the first input 54a of the switch 54. The second input 54b is connected to the output 52c of the door 52. Finally, the outputs 54c and 54d are respectively connected to the cells of rank 0 registers 44 and 46.

Lorsque le commutateur 54 est en position telle que représentée au dessin, c'est-à-dire que l'entrée 54a est reliée à la sortie 54d, les informations contenues dans le registre 48 sont transférées sans modification dans le registre 46. En d'autres termes, elles sont transférées sans cryptage. Cette position correspond aux transfert d'éléments aléatoires de la valeur d'entrée INT. Dans le registre 44, au contraire, les informations introduites sont obtenues par traitement du contenu du registre 44 et du contenu du registre 48, par la fonction OU exclusif appliquée par la porte 52. La situation est inversée lorsque le commutateur bascule. De la sorte, le contenu du registre 48 est transféré en clair dans le registre 44 alors que le registre 46 reçoit une information obtenue par traitement du contenu des registres 44 et 48, au moyen de la porte 52.When the switch 54 is in the position as shown in the drawing, that is, input 54a is connected to output 54d, the information contained in register 48 are transferred without modification to the register 46. In other words, they are transferred without encryption. This position corresponds to the transfer of random elements from the input value INT. In register 44, on the contrary, the information entered is obtained by processing the content of register 44 and the content of register 48, by the exclusive OR function applied by gate 52. The situation is reversed when the switch toggles. In this way, the contents of the register 48 is transferred in clear to register 44 while register 46 receives a information obtained by processing the contents of registers 44 and 48, at door 52.

Le contenu du registre 46 est ensuite transformé en code décimal par des moyens non représentés au dessin, le nombre obtenu tenant lieu de code d'accès.The content of register 46 is then transformed into decimal code by means not shown in the drawing, the number obtained taking the place of code access.

La figure 5a montre, de manière schématique, le dispositif de l'unité centrale destiné à définir les codes d'accès successifs d'une serrure à commande dynamique, dont le dispositif logique est représenté à la figure 5b.Figure 5a shows, schematically, the device of the central unit intended to define the successive access codes of a control lock dynamic, the logic device of which is shown in Figure 5b.

Le dispositif de l'unité central comporte deux mémoires reprogrammables 58 et 60, un registre à décalage à récurrence de traitement de valeurs 62, tel que défini en référence à la figure 2 et un registre à décalage à récurrence de combinaison et mixage 63, tel que défini en référence à la figure 4. Les parties constitutives de ces registres portent les mêmes références que celles utilisées dans ces figures. Il comporte en outre deux registres à décalage 64 et 68, et une unité de traitement logique 70 comprenant des moyens schématiquement représentés en 72 et 76, et destinés à assurer respectivement une fonction logique ET et une fonction logique OU.The central unit device has two reprogrammable memories 58 and 60, a value processing recurrence shift register 62, such that defined with reference to FIG. 2 and a shift register with recurrence of combination and mixing 63, as defined with reference to FIG. 4. The constituent parts of these registers bear the same references as those used in these figures. It also includes two shift registers 64 and 68, and a logic processing unit 70 comprising means schematically represented in 72 and 76, and intended to ensure an AND logic function and an OR logic function respectively.

Les mémoires 58 et 60 contiennent respectivement des valeurs REF et CRT dont les caractéristiques seront précisées plus tard.Memories 58 and 60 respectively contain REF and CRT values whose characteristics will be specified later.

Les registres 64 et 68 comportent un même nombre de cellules. Le registre 64 contient une valeur MAS constante, définissant les cellules dont le contenu est crypté, identifiées par 1, alors que les cellules dont le contenu est en clair contiennent un 0. Le registre 68 est destiné à recevoir une valeur aléatoire ALE. Elle est obtenue à partir d'un nombre binaire aléatoire, comportant autant de chiffres que les registres comptent de cellules, généré par l'unité centrale par des moyens connus de l'homme de l'art et non représentés au dessin, et traité par comparaison avec le contenu du registre 64 de manière que pour toutes les cellules du registre 64 contenant un 1, la cellule de même rang du registre 68 est amené à 0. De la sorte, les cellules occupées par les éléments variables de la valeur ALE correspondent aux cellules du registre 64 dont le contenu est égal à 0. Les autres cellules contiennent la valeur 0.The registers 64 and 68 have the same number of cells. The register 64 contains a constant MAS value, defining the cells whose content is encrypted, identified by 1, while cells with clear content contain a 0. Register 68 is intended to receive a random value ALE. It is obtained from a random binary number, comprising as many digits as the registers have cells, generated by the unit central by means known to those skilled in the art and not shown in drawing, and treated by comparison with the contents of register 64 so that for all the cells of register 64 containing a 1, the cell of the same rank of register 68 is brought to 0. In this way, the cells occupied by the variable elements of the ALE value correspond to the cells of register 64 whose content is equal to 0. The other cells contain the value 0.

Lorsque le dispositif de l'unité centrale reçoit une demande de code, le contenu des mémoires 58 et 60 sont respectivement introduits, par chargement parallèle, dans les registres 30 du registre à décalage à récurrence de traitement de valeur 62, et 44 du registre à décalage à récurrence de combinaison et mixage 63. Un signal d'horloge CLK REF est appliqué au registre 30, pour définir une nouvelle valeur REF.When the central unit device receives a code request, the contents of memories 58 and 60 are respectively introduced, by parallel loading, in the registers 30 of the shift register at recurrence of value processing 62, and 44 of the shift register at combination recurrence and mixing 63. A CLK REF clock signal is applied to register 30, to define a new REF value.

Après quoi, les contenus des registres 30, 64 et 68 sont ensuite traités en parallèle, au moyen de l'unité de traitement logique 70. De manière plus précise, les contenus des registres 30 et 64 sont traités au moyen de la fonction ET représentée en 72. La valeur ainsi obtenue est égale au contenu du registre 30 lorsque le contenu du registre 64 est égal à 1, et à 0 dans les autres cas. On libère ainsi des cellules pour introduire une partie aléatoire ALE, entrée au moyen de la fonction OU, de manière que la valeur obtenue à la sortie de l'unité 70 soit formée de deux parties comportant respectivement, une partie aléatoire et une information de référence. La valeur ainsi obtenue est introduite en parallèle dans le registre 48 dont le contenu est ensuite traité par le registre 63.After which, the contents of registers 30, 64 and 68 are then processed in parallel, by means of the logic processing unit 70. More specifies, the contents of registers 30 and 64 are processed using the AND function represented in 72. The value thus obtained is equal to the content of register 30 when the content of register 64 is equal to 1, and to 0 in the other cases. We thus free cells to introduce a random part ALE, entered by means of the OR function, so that the value obtained at the output of the unit 70 is formed of two parts comprising respectively, a random part and reference information. The value thus obtained is introduced in parallel in register 48, the content of which is then processed through register 63.

On applique ensuite un signal d'horloge CLK sur les registres 44, 46, 48 et 64. Les informations contenues dans le registre 64 commandent le commutateur 54 de manière que les signaux issus du registre 48 soient directement introduits dans le registre 46 lorsque le contenu de la cellule correspondante du registre 64 est égal à 0 et dans le registre 44 lorsqu'il est égal à 1. A la fin de cette opération, le registre 46 contient la valeur, appelée INT, comprenant une partie aléatoire et une partie destinée à commander l'ouverture de la serrure. La valeur INT est ensuite transformée en code décimal, par des moyens non représentés, pour en rendre la lecture et le traitement plus aisé. Le code est transmis ainsi à la personne devant ouvrir la serrure.A CLK clock signal is then applied to registers 44, 46, 48 and 64. The information contained in register 64 commands the switch 54 so that the signals from register 48 are directly entered into register 46 when the contents of the cell of register 64 is equal to 0 and in register 44 when it is equal to 1. At the end of this operation, register 46 contains the value, called INT, comprising a random part and a part intended for controlling opening the lock. The INT value is then transformed into code decimal, by means not shown, to make it read and easier processing. The code is thus transmitted to the person who is to open the lock.

On relèvera que tous les composants nécessaires pour assurer les fonctions du dispositif de l'unité centrale se trouvent dans n'importe quel ordinateur personnel et que la programmation des fonctions devant être assurées sont à la portée de l'homme du métier.It should be noted that all the components necessary to perform the functions of the central unit device can be found in any computer personnel and that the programming of the functions to be performed are the scope of the skilled person.

Le code d'accès, ainsi obtenu, est traité, après introduction au moyen du clavier et transformation en valeur binaire, par le dispositif logique de la serrure tel que représenté à la figure 5b. Ce dispositif comporte, à cet effet, deux mémoires reprogrammables 80 et 82, un registre à décalage à récurrence de traitement de valeurs 84, tel que défini en référence à la figure 2 et un registre à décalage à récurrence de combinaison de valeurs 86, tel que défini en référence à la figure 3. Les parties constitutives de ces registres portent les mêmes références que celles utilisées dans ces figures. Ce dispositif comporte, en outre, un registre à décalage 88, et une unité de traitement logique 90 comprenant des moyens schématiquement représentés en 92, 94 et 96, et destinés à assurer respectivement des fonctions logiques OU exclusif, ET et SI.The access code, thus obtained, is processed, after introduction using the keyboard and transformation into binary value, by the logical device of the lock as shown in Figure 5b. This device includes, for this purpose, two reprogrammable memories 80 and 82, a shift register with value processing recurrence 84, as defined with reference to the figure 2 and a combination of values 86 recurrence shift register, such as defined with reference to Figure 3. The constituent parts of these registers bear the same references as those used in these figures. This device further comprises a shift register 88, and a unit for logic processing 90 comprising means schematically represented in 92, 94 and 96, and intended to ensure respectively logical functions OR exclusive, AND and SI.

Les mémoires 80 et 82 contiennent respectivement des valeurs REF et CRT, égales aux valeurs contenues dans l'unité centrale. Pour qu'il en soit ainsi, il suffit qu'au départ, des valeurs égales soient introduites dans les mémoires correspondantes de la serrure et de l'unité centrale. Ces valeurs s'ajustent ensuite automatiquement.Memories 80 and 82 respectively contain REF and CRT values, equal to the values contained in the central unit. To make it so, there suffices that at the start, equal values are entered in the memories the lock and the central unit. These values adjust then automatically.

Le registre 88 contient une valeur constante MAS égale à la valeur contenue dans le registre 64.Register 88 contains a constant value MAS equal to the value contained in register 64.

Pour assurer l'ouverture de la serrure, la mise en marche du système provoque le transfert respectif du contenu des mémoires 80 et 82 dans les registres 30 et 36. Comme représenté sur la figure 3, le code d'accès, décimal, est transformée en binaire et donne la valeur INT introduite en parallèle dans le registre 38. Le contenu de ce registre est ensuite traité par le registre à décalage à récurrence de combinaison de valeurs 86. Simultanément, le contenu du registre 30 est traité comme expliqué en référence à la figure 2.To ensure the opening of the lock, the starting of the system causes the respective transfer of the contents of memories 80 and 82 in the registers 30 and 36. As shown in FIG. 3, the access code, decimal, is transformed into binary and gives the value INT introduced in parallel in register 38. The content of this register is then processed by the combination value shift register 86. Simultaneously, the content of register 30 is processed as explained in reference to figure 2.

Les éléments des cellules de même rang des registres 30, 36 et 88 sont ensuite traités en parallèle au moyen de l'unité logique 90. A chaque fois que les éléments de même rang des registres 30 et 36 sont égaux, l'élément résultant issu de la fonction OU exclusif est égal à 0, alors que s'ils diffèrent, il est égal à 1. En traitant les éléments résultants avec les éléments de même rang de la valeur MAS contenue dans le registre 88, au moyen de la fonction ET 94, les éléments variables de la valeur ALE sont toujours égaux à 0. En d'autres termes, si tous les éléments cryptés de même rang des registres 30 et 36 sont égaux , le signal issu de la porte ET est toujours égal à 0. Si tel est le cas, la fonction SI répond OUI et le verrou est ouvert ou libéré. Si, au contraire, l'un, au moins, des éléments cryptés diffère, la fonction SI répond NON et le verrou reste bloqué.Elements of cells of the same rank in registers 30, 36 and 88 are then processed in parallel by means of the logic unit 90. Whenever elements of the same rank in registers 30 and 36 are equal, the element resulting from the exclusive OR function is equal to 0, while if they differ, it is equal to 1. By treating the resulting elements with the same elements rank of the MAS value contained in register 88, by means of the function AND 94, the variable elements of the ALE value are always equal to 0. In other words if all the same encrypted items of registers 30 and 36 are equal, the signal from the AND gate is always equal to 0. If this is if so, the IF function answers YES and the lock is open or released. If at contrary, at least one of the encrypted elements differs, the IF function responds NO and the lock remains blocked.

Lorsque la valeur introduite est refusée, le contenu des mémoires n'est pas modifié. Si la valeur introduite est acceptée, les contenus des registres 30 et 36 sont respectivement transférés dans les mémoires 80 et 82, comme nouvelles valeurs de référence REF et courante CRT.When the entered value is refused, the contents of the memories are not amended. If the value entered is accepted, the contents of registers 30 and 36 are respectively transferred to memories 80 and 82, as new REF and current CRT reference values.

La personne ayant demandé le code donne quittance à l'unité centrale qui transfert dans les mémoires 58 et 60 les contenus respectifs des registres 30 et 44, comme nouvelles valeurs de référence REF et courante CRT, dans le dispositif tel que décrit en référence à la figure 5a.The person requesting the code gives a receipt to the central unit which transfer to memories 58 and 60 the respective contents of registers 30 and 44, as new REF and current CRT reference values, in the device as described with reference to FIG. 5a.

On relèvera que dans le système tel que décrit, le code décimal donné à la personne devant ouvrir la serrure est défini par la combinaison d'éléments obtenus à partir du traitement des valeurs mémorisées REF et CRT et d'éléments aléatoires. De la sorte, il est impossible, sur la base du code ainsi donné, de déterminer avec précision quelle sera la valeur du prochain code à introduire. De plus, même en connaissant les rangs qu'occupent les cellules contenant des éléments relatifs à la partie aléatoire, il est impossible de définir un code à venir sans connaítre, à la fois, le contenu des valeurs REF et CRT et la structure des registres à décalage à récurrence.It will be noted that in the system as described, the decimal code given to the person to open the lock is defined by the combination of elements obtained from the processing of the stored values REF and CRT and random elements. So it is impossible, based on the code as well given, to determine precisely what will be the value of the next code to introduce. Also, even knowing the ranks of the cells containing elements relating to the random part, it is impossible to define a code to come without knowing, at the same time, the content of the REF values and CRT and the structure of recurrence shift registers.

A cause de cette approche particulière, les moyens mis en oeuvre dans l'unité centrale diffèrent de ceux associés à la serrure et la connaissance de cette dernière ne permet pas de réaliser un programme susceptible de générer des codes à venir. La sécurité d'accès en est, de la sorte, considérablement améliorée.Because of this particular approach, the means implemented in the unit central differ from those associated with the lock and the knowledge of this does not allow to carry out a program likely to generate codes to come. Access security is therefore considerably improved.

Il est bien entendu que le concept défini ci-dessus peut comporter de nombreuses variantes. Le système à commande dynamique peut être associé avec un système classique à code constant.It is understood that the concept defined above may include many variations. The dynamically controlled system can be associated with a classic constant code system.

Il est fréquent que de telles serrures comportent une double commande, avec une clé électronique et un code d'accès. La partie masquée de la valeur d'entrée INT pourrait être agrandie, de manière à introduire, dans le code, une indication relative à la clé qui doit conjointement être utilisée. Une telle solution augmente encore la sécurité d'accès.It is common for such locks to have a double control, with an electronic key and an access code. The hidden part of the value INT could be enlarged, so as to introduce, in the code, an indication of the key to be used together. Such a solution further increases access security.

On relèvera qu'avec le système selon l'invention, la divulgation de la totalité de l'algorithme utilisé ne diminue en rien le niveau de sécurité de la serrure, ce qui n'est pas le cas de celle décrite dans le brevet US 5'488'660.It will be noted that with the system according to the invention, the disclosure of all of the algorithm used does not reduce the level of security of the lock, which is not the case of that described in US Patent 5,488,660.

Claims (11)

  1. Dynamically controlled electronic locking system including means (10) for entering data, an electromagnetic actuation device (26) for controlling a bolt (28) and an electronic circuit (12) comprising:
    a first memory (80) for storing a reference value (REF),
    a second memory (82) for storing a current value (CRT),
    a processing unit including a first register (30) for applying a function to the reference value (REF), a second register (36) for processing the current value (CRT), a third register (38) for processing an entry value (INT), means for transferring the reference value (REF) and the current value (CRT) from its memory into its respective register and conversely, and logic means (32,40, 42, 90),
    characterised in that said processing unit is arranged for:
    processing the reference value (REF) contained in the first register to define a new reference value replacing the former value (REF) in the first register (30),
    combining the current value (CRT) contained in the second register (36) and the entry value (INT) contained in the third register (38), to define a new current value contained in the second register (36),
    comparing the content of the first (30) and second (36) registers and,
    in the event of a match only, sending an instruction to the electromagnetic actuation device (26) to control the bolt (28), and replacing in the first memory (80) the reference value contained therein by the new reference value contained in the first register (30) and replacing in the second memory (82) the current value contained therein by the new current value contained in the second register (36).
  2. Locking system according to claim 1, characterised in that said processing unit includes shift registers, each including cells numbered 0 to n, and in which the last data item to be entered occupies the cell of the lowest row.
  3. Dynamically controlled locking system according to claim 2, characterised in that said processing unit further includes three exclusive OR gates (32, 40, 42) each provided with two inputs and one output, defining with said registers:
    a value processing linear feed shift register (84), including a first shift register (30) and an exclusive OR gate (32) for processing the former reference value in order to obtain a new reference value, and
    a combination linear feed shift register (86), including a second shift register (36) into which the current value (CRT) is entered, and a third shift register (38) into which the entry value (INT) is entered and two exclusive OR gates (40, 42) for combining the current value and the entry value and for defining the new current value.
  4. Locking system according to claim 3, characterised in that the processing unit further includes a logic processing unit (90) for checking whether the cells of the same row of at least a portion of the first and second shift registers (30, 36) have an identical content.
  5. Locking system according to any of claims 1 to 3, characterised in that said processing unit is arranged so that it only compares a portion of the elements of the current value (CRT) and the reference value (REF):
  6. Locking system according to claims 4 and 5, characterised in that the logic processing unit (90) compares only a portion of the cells of the first and second shift registers (30, 36).
  7. Control system including a central control device and at least one locking system according to claim 1, characterised in that said device includes:
    a first memory (58) for storing a reference value (REF), equal to the reference value contained in the first memory (80) of the locking system,
    a second memory (60) for storing a current value (CRT), equal to the current value contained in the second memory (82) of the locking system,
    a processing unit including:
    a first register (30) for processing the reference value (REF),
    a second register (44) for processing the current value (CRT),
    means for transferring the reference value (REF) and the current value (CRT) from its memory into its respective register and conversely,
    means (62) for processing the reference value contained in the first register (30) to define a new reference value replacing the value previously contained in the first register,
    means (63) for combining the current value contained in the second register (44) and the new reference value, to define an entry value contained in a third register and a new current value contained in the second register.
  8. Control system according to claim 7, characterised in that the processing unit and the locking system include shift registers (30, 36, 38, 44, 46, 48, 64, 66, 68, 88) each including cells numbered from 0 to n, and in which the last data item to be entered occupies the cell of the lowest row.
  9. Control system according to claim 8, characterised in that the processing unit of the locking system further includes three exclusive OR gates (32, 40, 42) each provided with two inputs and one output, defining with said registers:
    a value processing linear feed shift register (84), including a first shift register (30) into which the reference value (REF) is entered, and an exclusive OR gate (32) for processing the former reference value in order to obtain a new reference value, and
    a combination linear feed shift register (86), including a second shift register (36) into which the current value (CRT) is entered, and a third shift register (38) into which the entry value (INT) is entered, and two exclusive OR gates (40, 42), for combining the current value and the entry value and for defining a new current value.
    and in that the processing unit of said device further includes three exclusive OR gates (32, 50, 52) and a switch (54) together defining:
    a value processing linear feed shift register (62), including a first shift register (30) into which the reference value (REF) is entered, and an exclusive OR gate (32) for processing the former reference value in order to obtain a new reference value, and
    a combination and mixing linear feed shift register (63), including a second shift register (44) into which the current value (CRT) is entered, a third shift register (46) into which the entry value (INT) is entered, and a fourth shift register (48) into which a value originating at least mediately from the first shift register (30) is entered, and two exclusive OR gates (40, 42), for processing the value contained in the fourth register and the former current value, in order to obtain the entry value (INT) and a new current value (CRT).
  10. System according to claim 9, characterised in that the processing unit of the locking system further includes a logic processing unit (90) for checking whether the cells of the same row of at least a portion of the first (30) and second (36) registers have an identical content.
  11. System according to claim 10, characterised in that said logic processing unit (90) of the locking system is arranged so that it compares only a portion of the elements of the current value (CRT) and the reference value (REF) and in that the processing unit of said device further includes a logic processing unit (70) for processing the reference value (REF) contained in the first shift register (30) and for entering the post-processing value into said fourth shift register (48), a fifth (64) and a sixth (68) shift register co-operating with the logic processing unit (70) to respectively mask a certain number of cells of the first register (30) and to enter a random value (ALE) into the cells whose elements are not subject to said comparison.
EP99117014A 1998-09-10 1999-08-30 Dynamically controlled electronic lock and control system with such a lock Expired - Lifetime EP0985790B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR9811397A FR2783270B1 (en) 1998-09-10 1998-09-10 ELECTRONIC LOCK WITH DYNAMIC CONTROL AND CONTROL SYSTEM PROVIDED WITH SUCH A LOCK
FR9811397 1998-09-10

Publications (2)

Publication Number Publication Date
EP0985790A1 EP0985790A1 (en) 2000-03-15
EP0985790B1 true EP0985790B1 (en) 2004-03-03

Family

ID=9530369

Family Applications (1)

Application Number Title Priority Date Filing Date
EP99117014A Expired - Lifetime EP0985790B1 (en) 1998-09-10 1999-08-30 Dynamically controlled electronic lock and control system with such a lock

Country Status (5)

Country Link
US (1) US6445281B1 (en)
EP (1) EP0985790B1 (en)
AT (1) ATE261042T1 (en)
DE (1) DE69915195D1 (en)
FR (1) FR2783270B1 (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1244069A1 (en) 2001-03-20 2002-09-25 MR Electronic SA Device for limiting access to a confined space
US7420456B2 (en) * 2004-03-19 2008-09-02 Sentri Lock, Inc. Electronic lock box with multiple modes and security states
DE102006003128A1 (en) * 2006-01-23 2007-07-26 Siemens Ag Threat recognition system has control equipment formed in such a manner that after input of assault code as authorizing code in input mechanism, initially clearance procedure, such as input of access code as authorizing code is given
EP2050902A1 (en) * 2007-10-18 2009-04-22 USM Holding AG Mechatronic furniture lock
ES2727676T3 (en) * 2013-06-11 2019-10-17 Iloq Oy Electromechanical lock

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4038637A (en) * 1975-11-24 1977-07-26 Peters Sherman M Access control system
JPS6017913B2 (en) * 1981-04-30 1985-05-07 日産自動車株式会社 electronic lock
US5363448A (en) * 1993-06-30 1994-11-08 United Technologies Automotive, Inc. Pseudorandom number generation and cryptographic authentication
CA2133057C (en) 1993-10-20 2005-03-15 Gerald Lee Dawson Electronic combination lock utilizing a one-time use combination
US5420925A (en) * 1994-03-03 1995-05-30 Lectron Products, Inc. Rolling code encryption process for remote keyless entry system
GB2306722B (en) * 1995-10-24 2000-02-09 Motorola Inc Encryption/decryption circuit, method and system

Also Published As

Publication number Publication date
ATE261042T1 (en) 2004-03-15
DE69915195D1 (en) 2004-04-08
US6445281B1 (en) 2002-09-03
FR2783270B1 (en) 2000-11-17
EP0985790A1 (en) 2000-03-15
FR2783270A1 (en) 2000-03-17

Similar Documents

Publication Publication Date Title
EP0670063B1 (en) Synchronous smart card authentication and encryption circuit and method
EP0089876B1 (en) Method and device for the protection of software delivered by a supplyer to a user
EP0055986B1 (en) Security system and apparatus for the three-way communication of confidential data
EP0414314B1 (en) Single-number generation method for micro-chip card and use of same for the cooperation of the card with a host-system
EP1055203B1 (en) Protocol between an electronic key and a lock
EP0426541B1 (en) Method of protection against fraudulent use of a microprocessor card and device for its application
FR2471632A1 (en) APPARATUS AND METHOD FOR ENCODING AND DECODING A CARD DELIVERED TO AN INDIVIDUAL BY AN ENTITY
EP1064752B1 (en) Method for data securement using a cryptographic algorithm
EP0044039A1 (en) Individualized portable object of the credit card type
OA10739A (en) Programmable electronic closing device
FR2542471A1 (en) METHOD AND APPARATUS FOR ENSURING SECURITY OF ACCESS TO FILES
FR2681165A1 (en) Process for transmitting confidential information between two chip cards
WO1991009381A1 (en) Method for generating a random number in a data processing system, and system for implementing said method
EP0891611B1 (en) Function access control system with encryption using a plurality of dynamic variables
EP0985790B1 (en) Dynamically controlled electronic lock and control system with such a lock
EP0553163A1 (en) Method for distributing the memory of an integrated circuit among a plurality of applications
EP0126699A1 (en) Electronic identification device
EP0419306B1 (en) Method and apparatus for generating and validating a numerical message and application of such an apparatus
CA2451034C (en) Cryptographic method of protecting an electronic chip against fraud
FR2973419A1 (en) METHOD AND DEVICE FOR ACTUATING LOCK
FR2834366A1 (en) SELF-LOCKING CHIP CARD, DEVICE FOR SECURING SUCH A CARD AND RELATED METHODS
FR2710769A1 (en) System for processing the data from a microcircuit card, card and reader for this system and method of implementation
EP1126419A1 (en) Method for coding a detected picture of a biometric characteristic of a person, secure authentication method for access control employing it and devices therefor
FR2661532A1 (en) Memory with wordwise protected access
FR2621204A1 (en) METHOD AND DEVICE FOR ANALOGUE ENCRYPTION / DECRYPTION OF AN ANALOGUE VIDEO SIGNAL

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

AX Request for extension of the european patent

Free format text: AL;LT;LV;MK;RO;SI

17P Request for examination filed

Effective date: 20000830

AKX Designation fees paid

Free format text: AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

17Q First examination report despatched

Effective date: 20030226

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20040303

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20040303

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20040303

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20040303

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

Free format text: NOT ENGLISH

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

Free format text: FRENCH

REF Corresponds to:

Ref document number: 69915195

Country of ref document: DE

Date of ref document: 20040408

Kind code of ref document: P

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20040603

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20040603

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20040603

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20040604

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20040614

REG Reference to a national code

Ref country code: CH

Ref legal event code: NV

Representative=s name: GLN GRESSET & LAESSER NEUCHATEL CABINET DE CONSEIL

GBT Gb: translation of ep patent filed (gb section 77(6)(a)/1977)

Effective date: 20040628

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20040830

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20040831

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20040831

REG Reference to a national code

Ref country code: IE

Ref legal event code: FD4D

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20041206

BERE Be: lapsed

Owner name: S.A. *MR ELECTRONIC

Effective date: 20040831

BERE Be: lapsed

Owner name: S.A. *MR ELECTRONIC

Effective date: 20040831

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20040803

REG Reference to a national code

Ref country code: CH

Ref legal event code: PFA

Owner name: MR ELECTRONIC SA, CH

Free format text: FORMER OWNER: MR ELECTRONIC SA, CH

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 18

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 20160826

Year of fee payment: 18

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: CH

Payment date: 20160829

Year of fee payment: 18

Ref country code: GB

Payment date: 20160830

Year of fee payment: 18

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20160825

Year of fee payment: 18

REG Reference to a national code

Ref country code: CH

Ref legal event code: PFA

Owner name: MR ELECTRONIC SA, CH

Free format text: FORMER OWNER: MR ELECTRONIC SA, CH

REG Reference to a national code

Ref country code: CH

Ref legal event code: PFA

Owner name: DORMAKABA SCHWEIZ AG, CH

Free format text: FORMER OWNER: MR ELECTRONIC SA, CH

REG Reference to a national code

Ref country code: NL

Ref legal event code: PD

Owner name: KABA AG; CH

Free format text: DETAILS ASSIGNMENT: CHANGE OF OWNER(S), MERGE; FORMER OWNER NAME: MR ELECTRONIC SA

Effective date: 20170228

Ref country code: NL

Ref legal event code: HC

Owner name: DORMAKABA SCHWEIZ AG; CH

Free format text: DETAILS ASSIGNMENT: CHANGE OF OWNER(S), CHANGE OF OWNER(S) NAME; FORMER OWNER NAME: KABA AG

Effective date: 20170228

REG Reference to a national code

Ref country code: GB

Ref legal event code: 732E

Free format text: REGISTERED BETWEEN 20170817 AND 20170823

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: IT

Payment date: 20170823

Year of fee payment: 19

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

REG Reference to a national code

Ref country code: NL

Ref legal event code: MM

Effective date: 20170901

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20170830

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20170831

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20170831

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20180430

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20170901

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20170830

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20170831

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20180830