[go: up one dir, main page]

EP0853817A1 - Electronic package with enhanced pad design - Google Patents

Electronic package with enhanced pad design

Info

Publication number
EP0853817A1
EP0853817A1 EP96932706A EP96932706A EP0853817A1 EP 0853817 A1 EP0853817 A1 EP 0853817A1 EP 96932706 A EP96932706 A EP 96932706A EP 96932706 A EP96932706 A EP 96932706A EP 0853817 A1 EP0853817 A1 EP 0853817A1
Authority
EP
European Patent Office
Prior art keywords
substrate
parts
electronic package
pad
tne
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
EP96932706A
Other languages
German (de)
French (fr)
Inventor
Francesco Garbelli
Stefano Oggioni
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of EP0853817A1 publication Critical patent/EP0853817A1/en
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49822—Multilayer substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64—Impedance arrangements
    • H01L23/642—Capacitive arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/29111—Tin [Sn] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/3205—Shape
    • H01L2224/32057—Shape in side view
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83385—Shape, e.g. interlocking features
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01032—Germanium [Ge]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01039—Yttrium [Y]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0105—Tin [Sn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01052—Tellurium [Te]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01061—Promethium [Pm]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01074—Tungsten [W]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01077—Iridium [Ir]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
    • H01L2924/097—Glass-ceramics, e.g. devitrified glass
    • H01L2924/09701—Low temperature co-fired ceramic [LTCC]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/1615—Shape
    • H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19041—Component type being a capacitor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate

Definitions

  • the present invention relates to an electronic package and particularly, but not exclusively, to an electronic package including a substrate and at least one device, each of said at least one device being attached to said substrate by means of a conductive pad provided on a surface of said substrate.
  • An electronic package typically includes a circuitized substrate w th one or more active devices attached thereon; packages including only one device are known as Single Chip Modules (SCM) , while packages including a plurality of devices are called Multi Chip Modules (MCM) .
  • SCM Single Chip Modules
  • MCM Multi Chip Modules
  • attach materials such as a glue
  • BGA Ball Grid Array
  • BGA packages are a quite recent development in the electronic packaging industry replacing the current products as the Quad Flat PacKs (QFP) .
  • the main difference is the connection system to tne printed circuit board (PCB), also called second level attachment, that is made through eutectic Tin Lead alloy balls arranged in a matrix layout on the bottorr side of a substrate, instead of metal leads placed along tne per ⁇ phera_ corner of the plastic component body.
  • PCB printed circuit board
  • QFP packages are described m "Circuits Assembly (USA) - Vol.6, No.3 March 1995 Pag.38 40".
  • EacJn device is comror.ly attached tc tr.e s.cstrate cy reans of a conductive pad, typically a little bigger t.at tr.e corresponding attacne ⁇ device, provided on the top surface of tne s-Dstrate.
  • Tnese pads provide a better compatibility with the glue material; m addition, tney facilitate for some extent the heat transfer from the cack of the device into the substrate by conduction.
  • a drawback of the prior art is that each pad causes a waste of a big area on the top surface of the substrate that cannot be wired and then it is not at all available for the routing of connecting lines. This problem is particularly serious m a Multi Chip Module, wherein the wasted area not available for wiring has to be multiplied by the number of devices. This problem involves increasing the electronic package dimensions or reducing the number of devices installed on the same substrate, increasing the number of modules required for the same application.
  • tnis solution causes a degradation of the thermal performances of the pac age, particularly m organic substrates, with a value of thermal dissipation typically not greater than 0.5 W.
  • a different approach is to modify the substrate, either changing the raw-materials and technologies toward more conductive ones, like ceramic carriers, or increasing the number of layers thereof; both solutions however are more expensive and increases the cost of the whole package.
  • a further problem is that these modules, as any other electronic components, need to be decoupled with capacitors to reduce signal noise either at the application board level or at module substrate.
  • the signal noise optimisation is usually addressed oridging witn capacitors power and ground as close as possible to the active device, when these capacitors are on board at the package level, they require a specific wiring pattern and than impact tne already small real estate available for the circuitry, enlarging consequently the total module dimensions.
  • the capacitors are assembled on tne mother board where the modules are, they provide very often a oarely acceptable level of noise reduction.
  • the present invention provides an electronic package as set out above which is characterised in that said pad .s composed by a plurality of parts not contact.
  • This solution allows solving botr. tne aoove er.t-or.e_ proc-e-£ Particularly, it allows increasing the e.ec:r:ca. n.reac...:, of tr_ substrate top layer and enhancing tne electrical s:gr._- ro.se .eve. abatement of the electronic package.
  • tne packaging method involved by tne present invention is fully compatible with the current processes and related equipment used the industry.
  • said plurality of parts are separated by a wireable area of said suDStrate.
  • This free area between each couple of adjacent parts provides one or more wiring channels for the routing of connecting lines, thereby increasing the substrate wireability with regard to the available real estate or overall dimension of the package.
  • This embodiment of the present invention then involves decreasing the electronic package dimensions required for a particular application; on the contrary, it allows a greater number of devices to be installed on the same substrate, decreasing the number of modules required for the same application.
  • said device includes four corners, said pad being composed by four parts and said wireable area having the form of a cross extending from said corners.
  • This shape is particularly advantageous because the density of signals increases greatly at corners; tnerefore, the wiring channels starting from the corners of the device ma ⁇ .e easier the wiring far out.
  • said electronic package is a mult. chip module.
  • the propose ⁇ pad design gets the maximum effect on the overall package costs and performances .
  • At least a first of said parts is connected to a ground potentia.
  • a ⁇ _ a- least a second of sa ⁇ d parts is connected to a power pote't. ⁇ ., ?_.; ⁇ . - and sa ⁇ d second parts Demg connected to eac o.rer r. -ea'f decoupling capac.tor.
  • This solution provides a Detter device decoupling actior It _ .... -. a signal noise abatement for electrical performances .ridging . t capacitors power and ground very close to the active ⁇ evice. Ir. a ⁇ d.tior , this solution does not impact the real estate available on the s ⁇ Dstrate with a dedicated circuitry.
  • said substrate includes at least one conductive hole connected to at least one of said parts.
  • This embodiment of the present invention increases the package thermal dissipation, extending the applicability of this electronic packaging technology to a wider range of applications.
  • the electronic package comprises a further pad provided on a further surface of said substrate, said further pad being composed by a plurality of further parts not in contact, at least one of said further parts being connected to a corresponding one of said parts by means of at least one of said holes.
  • the resulting path is a heat dissipation solution that increases the overall packaging thermal performances and helps in managing very effectively the thermal dissipation factor for the device.
  • the result is a generalised spread of the heat that may be easily dissipated into the mother board.
  • said substrate includes a ground layer and a power layer, said first part being connected to said ground layer by means of a first of said holes and said second part being connected to said power layer by means of a second of said holes.
  • connections to tne decoupling capacitor may be achieved through via on pads design with no extra wiring required beyond the drilled holes to drive the connections from tne inner layers (power or ground) to the top surface of the laminate; the capacitors may then be assembled close to the device, enhancing the device electrical performances and allowing an ideal device decoupling.
  • this connection further enhances the heat dissipation factor of the package through the metallic ground and power planes and extends the thermal dissipation factor to all the ground module connections toward the mother board interface.
  • sa ⁇ first part is connected to said ground potential oy means of a corresponding first of said further parts and said second part is connected to said power potential by means of a corresponding second of said further parts.
  • Different types of electronic packages may be used to implement the present invention, such as QFP, BGA, either SCM or MCM; typically, said electronic package is a BGA.
  • Fig. 1 is an electronic pacKage according to the prior art
  • Fig. 2 depicts an electronic package according to an embodiment of the present invention
  • Fig. 3 is an electronic package with increased thermal dissipation
  • Fig. 4a and 4b show an electronic package with a device decoupling
  • Fig. 5 depicts a further electronic package with a device decoupling.
  • FIG. 1 a cross sectional view of an electronic package according tc the prior art is snown.
  • the figure depicts particularly a BGA 100 .nclud.rg a device 110 attached to a circuitized suostrate 120 by means of a glue layer.
  • the substrate 120 is provided on its bottom side with a plurality of connecting balls or Dumps 130 arranged a matrix layout; the connecting balls 130 are typically eutectic solder, such as T.r. Lead alloy.
  • These balls 130 are used to connect the BGA package to a Prmte ⁇ Circuit Board (not shown) .
  • Plastic Ball Grid Array (PBGA) , Ceramic Ball Grid Array (CBGA) and Tape Ba] 1 Grid Array (TBGA) , tne primary difference Demg the type cf s.c.-r ' material .
  • PBGA Plastic Ball Grid Array
  • CBGA Ceramic Ball Grid Array
  • the device 1 C .s attached to tr.e s ⁇ cstrate " .2 D/ re.-. . • . conductive pad 140 provided on the top surface cf tr.e s_t5Str_t- area, usually a little Digger tnan the device 11C, allows a c.tter compatibility with the glue material and facilitates tne neat transic from the back of the device 110 into the substrate 120 by cor.d-ction.
  • the device 110 is wired to the electrical circuit on the suDStrate 120 by means of wires 150, through a thermo-sonic wire bonding operatio n and the assembly is then covered with a plastic resin 160.
  • FIG.2 a top view of an electronic package according to an embodiment of the present invention is shown.
  • the figure depicts a BGA 200 with tne device 110 attached to the substrate 120.
  • the substrate 120 may be realized with different materials, such as plastic materials, fiberglass laminates, ceramic, poliymide, Alumina.
  • plastic materials such as plastic materials, fiberglass laminates, ceramic, poliymide, Alumina.
  • a quite recently developed electronic packaging technology consists of using an organ.c suostrate, consisting of a composite structure of laminated epoxy woven fibers g ass sheets; tne organic definition derives from the Epoxies resin compounds (organic chemistry) that are used to build these laminates.
  • the device 110 is typically a chip or active device, commonly made of Silicon, Germanium or Gallium Arsenide; this device is typically shaped substantially as a rectangular, particularly a square.
  • the device 110 is attached to the substrate 120 usually by means of a glue layer.
  • the glue may be a thermoplastic or thermoset one; typically, it is an epoxy glue, generally loaded with Silver particles for better heat dissipation.
  • the device 110 is attached to the substrate 120 by means of a conductive pad provided on the top surface of the substrate 120.
  • This pad allowing a better compatibility with the glue material and facilitating the heat transfer from the back of the device 110 into the substrate 120 by conduction, is usually made of a metallic material, typically copper or nickel and gold plated copper.
  • the pad is composed by a plurality of parts 212-218 not m contact, so that each couple of adjacent parts of the pad is separated by a free area of the substrate 120.
  • One or more insulating channels 222 228 are then provided the pad, particularly beyond the device 110.
  • the channels 222-228 shown m the figure are wide enough so that they may be used as wiring channels for the routing of connecting lines, thereby increasing the substrate wireability with regard to the available real estate or overall dimension of the package.
  • the wiring channels 222 228 allow tc draw 4 lines 100 ⁇ m wide (100 ⁇ m space) or 6 lines 75 ⁇ wide (75 urr space) for each channel.
  • this pad design involves decreasing the electronic package dimensions required for a particular application; on the contrary, it allows a greater number of devices to be installed on the same substrate, decreasing the number of modules required for the same application.
  • the proposed solution is fully compatible with the existing materials and does not affect their properties; it is cheap and of extremely easy implementation.
  • the packaging method involved by the present invention is fully compatible with the current processes and related equipment used in the industry. It should be noted that the delta heat dissipation capability driven by the differences between a full pad metal surface and the proposed design is negligible.
  • the pad is split in four separated parts.
  • the pad has been split in four different regions or islands 212-218, for their shape recalling the Maltese Cross.
  • Each of the four wiring channels 222-228 extends from a corresponding corner of the device 110 to a central region thereof.
  • the central area may be used to route the wires from one channel to the other or, the case of a multilayer substrate, to inner layers through vias (blind or through) .
  • This shape is particularly advantageous because the density of the signals to be carried to the device 110 increases at the corners; therefore, the wiring channels starting from the corners of the device 110 make easier the fan out from the device 110.
  • the same pad design is applicable to an electronic package including a plurality of devices, such as a multi chip module. Each device is attached to the substrate by means of a corresponding pad. Each pad is split m a plurality of parts not in contact, separated by a free area of the substrate, thereby providing one or more insulating channels available for wiring. It should be noted that the solution according to the present invention is particularly advantageous in a multi chip module, wnerem the proposed pad design gets the maximum effect on the overall package costs and performances.
  • FIG. 3 a cross sectional view of an electronic package with increased thermal dissipation is shown.
  • the BGA 300 includes the device 110 attached to a substrate 310.
  • the substrate 310 is a multilayer structure including a plurality of layers 312 318, typically used in Multi Chip Modules.
  • the device 110 is attached to the s-ostrate 310 oy means of the conductive pad described aoove; part.c.j.ar.), tr.e separate parts 216, 216 and 214 are visiDle the figure.
  • the substrate 310 includes at least one conductive hole, typically a drilled and metallized hole, connected to the pad provided on the top surface of the substrate 310; this embodiment, the thermal via 326 is connected to the part 216, while the thermal via 328 is connected to the part 218.
  • These thermal vias may in addition be connected to a further pad provided on the bottom surface of the same substrate 310.
  • tnis further pad has the same snape of tne pad provided on tne top surface of tne suDStrate 310.
  • the depicted package 300 includes a plurality of separate parts 334-338; the depicted package 300, the thermal via 326 for example connects the part 216 on the top surface of the substrate 310 to a corresponding part 336 on the bottom surface, and hole 328 connects the part 218 to a corresponding part 338.
  • the further pad on the bottom side of the substrate 310 is connected to the eutectic balls 130 used to connect the BGA package to a Printed Circuit Board (not shown) .
  • the result is a generalised spread of the heat that goes dissipated by the full array of balls 130 into the mother board. This heat dissipation path then increases the overall packaging thermal performances, with a thermal dissipation value typically about 2 w.
  • the multilayer substrate 310 includes a ground (GND) layer 342 and a power (VCC) layer 344.
  • the thermal vias 326 and 328 are connected to the GND layer 342 and to the VCC layer 344.
  • tney are once more enhancing the heat dissipation factor of the package 300.
  • the connection to the GND layer 342 extends the thermal dissipation factor to all the GND module connections toward the mother board mterface.
  • FIG.4a an electronic package with a device decoupling is shown.
  • the BGA 400 includes the device 110 attached to the suostrate 120 by means of the conductive pad descriDe ⁇ aoove; particularly, the pac is split in four different parts 212 218.
  • At least a first part of the pad such as part 216, is connected to the ground potential, while at least a second one, such as part 218, is connected to the power potential; the two parts 216 and 218 are then connected to each other by means of a decoupling capacitor 410.
  • the four parts 212-218 are connected in interfacing couples at different electric potentials GND and VCC (not shown) .
  • connections to the capacitors are achieved through lines extending from each part of the pad to the corresponding capacitor. It should be noted that this solution provides a signal noise level abatement for electrical performances.
  • the pad on the top surface of the substrate 120 is connected to a further pad provided on the bottom surface of the substrate 120; particularly, the part 216 is connected to the further part 336 by means of the conductive hole 326 and the part 218 is connected to another further pad 338 through another thermal via 328.
  • These further parts provided on the bottom surface of the substrate 120 offer very short connections to the bonding pads (VCC or GND) presents on the same side not requiring drilled holes for those connections.
  • the connecting balls positioned the two areas GND and VCC are multi access points with resulting very low resistance values.
  • a further embodiment of an electronic package with a device decoupling is shown m Fig.5.
  • the BGA 500 is a multilayer structure including the ground layer 342 and the power layer 344; tne metallized hole 326 is connected to the part 216 of the conductive pad, while the nole 328 is connected to the part 218 thereof.
  • the connections interfacing couples at different electric potentials GND and VCC are achieved on the same cnip carrier, -s g tr.e thermal vias cf eacn part of tne pad as connections to tne VCC or the G'. : p.anes, and the capac.tors assembled in close proximity to the aev.ce.
  • the part 216 is connected to tne ground p.ar.e 342 cy tne hole 326 and the part 218 is connected to the power layer 344 cy tne hole 328.
  • Tne connections to tne capacitor 510 are achieved through further metallized holes; particularly, the capacitor 510 is connected to the ground layer by means of a hole 520 and to the power layer 344 by another hole 530.
  • This embodiment of the present invention enhances the device electrical performances allowing an ideal device decoupling, with no extra wiring required beyond the drilled holes to drive the connections from the inner layers (VCC or GND) to the top surface of the laminate.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Structure Of Printed Boards (AREA)

Abstract

An electronic package (400), particularly a BGA, including a circuitized substrate (120) and one or more active devices (110) attached thereon by means of corresponding conductive pads provided on a surface of the substrate (120); each conductive pad is splitted in a plurality of parts (212-218) not in contact. Such parts (212-218) may be separated by a wireable area of the substrate (120), thereby providing one or more wiring channels. In addition, the same parts (212-218) may be connected in interfacing couples at different electrical potentials (ground and power) and decoupled to each other by means of capacitors (410); the connections to the ground and power are achieved by metallized holes provided through the substrate (120).

Description

ELECTRONIC PACKAGE WITH ENHANCED PAD DESIGN
The present invention relates to an electronic package and particularly, but not exclusively, to an electronic package including a substrate and at least one device, each of said at least one device being attached to said substrate by means of a conductive pad provided on a surface of said substrate.
An electronic package typically includes a circuitized substrate w th one or more active devices attached thereon; packages including only one device are known as Single Chip Modules (SCM) , while packages including a plurality of devices are called Multi Chip Modules (MCM) . The use of attach materials, such as a glue, is common m electronic packaging applications for attaching the devices to the substrate, particularly m Ball Grid Array (BGA) packages.
BGA packages are a quite recent development in the electronic packaging industry replacing the current products as the Quad Flat PacKs (QFP) . The main difference is the connection system to tne printed circuit board (PCB), also called second level attachment, that is made through eutectic Tin Lead alloy balls arranged in a matrix layout on the bottorr side of a substrate, instead of metal leads placed along tne perιphera_ corner of the plastic component body. BGA and QFP packages are described m "Circuits Assembly (USA) - Vol.6, No.3 March 1995 Pag.38 40".
EacJn device is comror.ly attached tc tr.e s.cstrate cy reans of a conductive pad, typically a little bigger t.at tr.e corresponding attacneα device, provided on the top surface of tne s-Dstrate. Tnese pads provide a better compatibility with the glue material; m addition, tney facilitate for some extent the heat transfer from the cack of the device into the substrate by conduction.
A drawback of the prior art is that each pad causes a waste of a big area on the top surface of the substrate that cannot be wired and then it is not at all available for the routing of connecting lines. This problem is particularly serious m a Multi Chip Module, wherein the wasted area not available for wiring has to be multiplied by the number of devices. This problem involves increasing the electronic package dimensions or reducing the number of devices installed on the same substrate, increasing the number of modules required for the same application.
In order to increase the wireability of the electronic package, a current methodology it that of sacrifymg tne pad and using the freed area of the substrate for wiring; nowever, tnis solution causes a degradation of the thermal performances of the pac age, particularly m organic substrates, with a value of thermal dissipation typically not greater than 0.5 W. A different approach is to modify the substrate, either changing the raw-materials and technologies toward more conductive ones, like ceramic carriers, or increasing the number of layers thereof; both solutions however are more expensive and increases the cost of the whole package.
A further problem is that these modules, as any other electronic components, need to be decoupled with capacitors to reduce signal noise either at the application board level or at module substrate.
The signal noise optimisation is usually addressed oridging witn capacitors power and ground as close as possible to the active device, when these capacitors are on board at the package level, they require a specific wiring pattern and than impact tne already small real estate available for the circuitry, enlarging consequently the total module dimensions. On the contrary, when the capacitors are assembled on tne mother board where the modules are, they provide very often a oarely acceptable level of noise reduction.
The above drawbacKs of the prior art are overcome by the mventior as claimed. Accordingly, the present invention provides an electronic package as set out above which is characterised in that said pad .s composed by a plurality of parts not contact.
This solution allows solving botr. tne aoove er.t-or.e_ proc-e-£ Particularly, it allows increasing the e.ec:r:ca. n.reac...:, of tr_ substrate top layer and enhancing tne electrical s:gr._- ro.se .eve. abatement of the electronic package.
The proposed solution is fully compatible with tne existing materials and does not affect their properties; it is cheap and of extremely easy implementation. in addition, tne packaging method involved by tne present invention is fully compatible with the current processes and related equipment used the industry.
These advantages are obtained by the present invention without degrading the thermal dissipation of the whole package; the delta heat dissipation capability driven by the differences between a full pad metal surface and the proposed design is negligible.
In a particular enDodiment of the present invention, said plurality of parts are separated by a wireable area of said suDStrate. This free area between each couple of adjacent parts provides one or more wiring channels for the routing of connecting lines, thereby increasing the substrate wireability with regard to the available real estate or overall dimension of the package. This embodiment of the present invention then involves decreasing the electronic package dimensions required for a particular application; on the contrary, it allows a greater number of devices to be installed on the same substrate, decreasing the number of modules required for the same application.
Preferably, said device includes four corners, said pad being composed by four parts and said wireable area having the form of a cross extending from said corners.
This shape is particularly advantageous because the density of signals increases greatly at corners; tnerefore, the wiring channels starting from the corners of the device maκ.e easier the wiring far out.
In an advantageous embodiment, said electronic package is a mult. chip module. In a package including a plurality of devices, the proposeα pad design gets the maximum effect on the overall package costs and performances .
in a further particular embodiment of the present mvent.or, at least a first of said parts is connected to a ground potentia. a^ _ a- least a second of sa^d parts is connected to a power pote't.α., ?_.; ■ . - and sa^d second parts Demg connected to eac o.rer r. -ea'f decoupling capac.tor.
This solution provides a Detter device decoupling actior It _ .... -. a signal noise abatement for electrical performances .ridging . t capacitors power and ground very close to the active αevice. Ir. aαd.tior , this solution does not impact the real estate available on the sαDstrate with a dedicated circuitry.
Preferably, said substrate includes at least one conductive hole connected to at least one of said parts.
This embodiment of the present invention increases the package thermal dissipation, extending the applicability of this electronic packaging technology to a wider range of applications.
Advantageously, the electronic package comprises a further pad provided on a further surface of said substrate, said further pad being composed by a plurality of further parts not in contact, at least one of said further parts being connected to a corresponding one of said parts by means of at least one of said holes.
The resulting path is a heat dissipation solution that increases the overall packaging thermal performances and helps in managing very effectively the thermal dissipation factor for the device. The result is a generalised spread of the heat that may be easily dissipated into the mother board.
in a particularly advantageous embodiment of the present invention, said substrate includes a ground layer and a power layer, said first part being connected to said ground layer by means of a first of said holes and said second part being connected to said power layer by means of a second of said holes.
In this embodiment, the connections to tne decoupling capacitor may be achieved through via on pads design with no extra wiring required beyond the drilled holes to drive the connections from tne inner layers (power or ground) to the top surface of the laminate; the capacitors may then be assembled close to the device, enhancing the device electrical performances and allowing an ideal device decoupling.
In addition, this connection further enhances the heat dissipation factor of the package through the metallic ground and power planes and extends the thermal dissipation factor to all the ground module connections toward the mother board interface.
In a further advantageous embodiment of tne present invention, sa^ first part is connected to said ground potential oy means of a corresponding first of said further parts and said second part is connected to said power potential by means of a corresponding second of said further parts.
These further parts provided on the bottom surface of the substrate offers very short connections to the bonding pads presents on the same side not requiring drilled holes for those connections. These bonding pads provide multi access points with resulting very low resistance values .
Different types of electronic packages may be used to implement the present invention, such as QFP, BGA, either SCM or MCM; typically, said electronic package is a BGA.
Various embodiments of the mvention will now be described detail by way of examples, with reference to accompanying figures, wnere : Fig. 1 is an electronic pacKage according to the prior art;
Fig. 2 depicts an electronic package according to an embodiment of the present invention;
Fig. 3 is an electronic package with increased thermal dissipation;
Fig. 4a and 4b show an electronic package with a device decoupling;
Fig. 5 depicts a further electronic package with a device decoupling.
With reference now to the figures and m particular with reference to Fig.l, a cross sectional view of an electronic package according tc the prior art is snown. The figure depicts particularly a BGA 100 .nclud.rg a device 110 attached to a circuitized suostrate 120 by means of a glue layer. The substrate 120 is provided on its bottom side with a plurality of connecting balls or Dumps 130 arranged a matrix layout; the connecting balls 130 are typically eutectic solder, such as T.r. Lead alloy. These balls 130 are used to connect the BGA package to a Prmteα Circuit Board (not shown) . Different types of BGA are availaD.e, s-c =. Plastic Ball Grid Array (PBGA) , Ceramic Ball Grid Array (CBGA) and Tape Ba] 1 Grid Array (TBGA) , tne primary difference Demg the type cf s.c.-r ' material .
The device 1 C .s attached to tr.e s^cstrate ".2 D/ re.-. . • . conductive pad 140 provided on the top surface cf tr.e s_t5Str_t- area, usually a little Digger tnan the device 11C, allows a c.tter compatibility with the glue material and facilitates tne neat transic from the back of the device 110 into the substrate 120 by cor.d-ction.
The device 110 is wired to the electrical circuit on the suDStrate 120 by means of wires 150, through a thermo-sonic wire bonding operation and the assembly is then covered with a plastic resin 160.
With reference now to Fig.2, a top view of an electronic package according to an embodiment of the present invention is shown. The figure depicts a BGA 200 with tne device 110 attached to the substrate 120.
The substrate 120 may be realized with different materials, such as plastic materials, fiberglass laminates, ceramic, poliymide, Alumina. Particularly, a quite recently developed electronic packaging technology consists of using an organ.c suostrate, consisting of a composite structure of laminated epoxy woven fibers g ass sheets; tne organic definition derives from the Epoxies resin compounds (organic chemistry) that are used to build these laminates.
The device 110 is typically a chip or active device, commonly made of Silicon, Germanium or Gallium Arsenide; this device is typically shaped substantially as a rectangular, particularly a square. The device 110 is attached to the substrate 120 usually by means of a glue layer. The glue may be a thermoplastic or thermoset one; typically, it is an epoxy glue, generally loaded with Silver particles for better heat dissipation.
The device 110 is attached to the substrate 120 by means of a conductive pad provided on the top surface of the substrate 120. This pad, allowing a better compatibility with the glue material and facilitating the heat transfer from the back of the device 110 into the substrate 120 by conduction, is usually made of a metallic material, typically copper or nickel and gold plated copper.
In the depicted embodiment of the present invention, the pad is composed by a plurality of parts 212-218 not m contact, so that each couple of adjacent parts of the pad is separated by a free area of the substrate 120. One or more insulating channels 222 228 are then provided the pad, particularly beyond the device 110. The channels 222-228 shown m the figure are wide enough so that they may be used as wiring channels for the routing of connecting lines, thereby increasing the substrate wireability with regard to the available real estate or overall dimension of the package. Typically, the wiring channels 222 228 allow tc draw 4 lines 100 μm wide (100 μm space) or 6 lines 75 μ wide (75 urr space) for each channel. Those skilled the art will appreciate that this pad design involves decreasing the electronic package dimensions required for a particular application; on the contrary, it allows a greater number of devices to be installed on the same substrate, decreasing the number of modules required for the same application. The proposed solution is fully compatible with the existing materials and does not affect their properties; it is cheap and of extremely easy implementation. In addition, the packaging method involved by the present invention is fully compatible with the current processes and related equipment used in the industry. It should be noted that the delta heat dissipation capability driven by the differences between a full pad metal surface and the proposed design is negligible. In a preferred embodiment of the present invention, the pad is split in four separated parts. In the embodiment depicted in Fig.2, the pad has been split in four different regions or islands 212-218, for their shape recalling the Maltese Cross. Each of the four wiring channels 222-228 extends from a corresponding corner of the device 110 to a central region thereof. The central area may be used to route the wires from one channel to the other or, the case of a multilayer substrate, to inner layers through vias (blind or through) . This shape is particularly advantageous because the density of the signals to be carried to the device 110 increases at the corners; therefore, the wiring channels starting from the corners of the device 110 make easier the fan out from the device 110.
Those skilled m the art will appreciate that the same pad design is applicable to an electronic package including a plurality of devices, such as a multi chip module. Each device is attached to the substrate by means of a corresponding pad. Each pad is split m a plurality of parts not in contact, separated by a free area of the substrate, thereby providing one or more insulating channels available for wiring. It should be noted that the solution according to the present invention is particularly advantageous in a multi chip module, wnerem the proposed pad design gets the maximum effect on the overall package costs and performances.
With reference now to Fig. 3, a cross sectional view of an electronic package with increased thermal dissipation is shown.
The BGA 300 includes the device 110 attached to a substrate 310. In the depicted embodiment of the present invention, the substrate 310 is a multilayer structure including a plurality of layers 312 318, typically used in Multi Chip Modules.
The device 110 is attached to the s-ostrate 310 oy means of the conductive pad described aoove; part.c.j.ar.), tr.e separate parts 216, 216 and 214 are visiDle the figure. As stated m tne foregoing, tr.e ce.tα neat dissipation capability driven D tne differences oetween a f_.l pad meta. surface and the proposed design is negligible.
However, even when a conductive pad is used, the thermal dissipation of these electronic packages is limited by the bad heat conduction properties of the substrate; this problem sets precise limits, commonly about 1.3 W, to the extendib lity of this electronic packaging technology to a wider range of applications.
In order to increase the package thermal management, in the depicted embodiment of the present invention the substrate 310 includes at least one conductive hole, typically a drilled and metallized hole, connected to the pad provided on the top surface of the substrate 310; this embodiment, the thermal via 326 is connected to the part 216, while the thermal via 328 is connected to the part 218. These thermal vias may in addition be connected to a further pad provided on the bottom surface of the same substrate 310. In a preferred embodiment, tnis further pad has the same snape of tne pad provided on tne top surface of tne suDStrate 310. Particularly, it includes a plurality of separate parts 334-338; the depicted package 300, the thermal via 326 for example connects the part 216 on the top surface of the substrate 310 to a corresponding part 336 on the bottom surface, and hole 328 connects the part 218 to a corresponding part 338.
The further pad on the bottom side of the substrate 310 is connected to the eutectic balls 130 used to connect the BGA package to a Printed Circuit Board (not shown) . The result is a generalised spread of the heat that goes dissipated by the full array of balls 130 into the mother board. This heat dissipation path then increases the overall packaging thermal performances, with a thermal dissipation value typically about 2 w.
In the embodiment shown in the figure, the multilayer substrate 310 includes a ground (GND) layer 342 and a power (VCC) layer 344. The thermal vias 326 and 328 are connected to the GND layer 342 and to the VCC layer 344. It should be noted that, being both the GND layer 342 and tne VCC layer 344 generally full metallic planes, tney are once more enhancing the heat dissipation factor of the package 300. In addition, the connection to the GND layer 342 extends the thermal dissipation factor to all the GND module connections toward the mother board mterface.
Referring now to Fig.4a and Fig.4b, an electronic package with a device decoupling is shown.
With regard particularly to Fig. a, a top view of a BGA 400 is depicted. The BGA 400 includes the device 110 attached to the suostrate 120 by means of the conductive pad descriDeα aoove; particularly, the pac is split in four different parts 212 218.
In order to provide a better device decoupling action, at least a first part of the pad, such as part 216, is connected to the ground potential, while at least a second one, such as part 218, is connected to the power potential; the two parts 216 and 218 are then connected to each other by means of a decoupling capacitor 410. In a preferred embodiment of the present invention, the four parts 212-218 are connected in interfacing couples at different electric potentials GND and VCC (not shown) . In the depicted example, connections to the capacitors are achieved through lines extending from each part of the pad to the corresponding capacitor. It should be noted that this solution provides a signal noise level abatement for electrical performances. Those skilled the art will appreciate that this decoupling action may be obtained even if these parts 212-218 are separated by a narrow area not wireable; m a preferred embodiment of the present invention, tnese parts 212 218 are however separated by an area wide enough to provide the above described wiring channels.
As shown the cross section of Fig.4b, the pad on the top surface of the substrate 120 is connected to a further pad provided on the bottom surface of the substrate 120; particularly, the part 216 is connected to the further part 336 by means of the conductive hole 326 and the part 218 is connected to another further pad 338 through another thermal via 328. These further parts provided on the bottom surface of the substrate 120 offer very short connections to the bonding pads (VCC or GND) presents on the same side not requiring drilled holes for those connections. The connecting balls positioned the two areas GND and VCC are multi access points with resulting very low resistance values.
A further embodiment of an electronic package with a device decoupling is shown m Fig.5.
The BGA 500 is a multilayer structure including the ground layer 342 and the power layer 344; tne metallized hole 326 is connected to the part 216 of the conductive pad, while the nole 328 is connected to the part 218 thereof.
In the particular advantageous embodiment of Fig.5, the connections interfacing couples at different electric potentials GND and VCC are achieved on the same cnip carrier, -s g tr.e thermal vias cf eacn part of tne pad as connections to tne VCC or the G'. : p.anes, and the capac.tors assembled in close proximity to the aev.ce. In tr.e depicted example, the part 216 is connected to tne ground p.ar.e 342 cy tne hole 326 and the part 218 is connected to the power layer 344 cy tne hole 328.
Tne connections to tne capacitor 510 are achieved through further metallized holes; particularly, the capacitor 510 is connected to the ground layer by means of a hole 520 and to the power layer 344 by another hole 530. This embodiment of the present invention enhances the device electrical performances allowing an ideal device decoupling, with no extra wiring required beyond the drilled holes to drive the connections from the inner layers (VCC or GND) to the top surface of the laminate.

Claims

1. An electronic package (200) including a substrate (120) and at least one device (110), each of said at least one device (110) being attached to said substrate (120) by means of a conductive pad provided on a surface of said substrate (120), characterized in that
said pad is composed by a plurality of parts (212-218) not in contact.
2. The electronic package (200) according to Claim 1, wherein said plurality of parts (212-218) are separated by a wireable area (222-228) of said substrate (120).
3. The electronic package (200) according to Claim 2, wherein said device (110) includes four corners, said pad being composed by four parts (212-218) and said wireable area (222-228) having the form of a cross extending from said corners.
4. The electronic package according to any Claim from 1 to 3, wherein said electronic package is a multi chip module
5. The electronic package (400) according to any Claim from 1 to 4, wherein at least a first of said parts (216) is connected to a ground potential and at least a second of said parts (218) is connected to a power potential, said first (216) and said second (218) parts being connected to each other by means of a decoupling capacitor (410)
6. The electronic package (300) according to any Claim frorr 1 to 5, wherein said substrate (310) includes at least one conductive hole (326) connected to at least one (216) of said parts (212-218).
7. The electronic package (300) according to Claim 6, comprising a further pad provided on a further surface of said substrate (310), said further pad being composed by a plurality of further parts (334-338) not in contact, at least one of said further parts (336) being connected to a corresponding one of said parts (216) by means of at least one of said holes (326).
8. The electronic package (500) according to Claim 6, wherein said substrate (310) includes a ground layer (342) and a power layer (344), said first part (216) being connected to said ground layer (342) by means of a first (326) of said holes and said second part (218) being connected to said power layer (344) by means of a second (328) of said holes.
9. The electronic package (400) according to Claim 7, wherein said first part (216) is connected to said ground potential by means of a corresponding first (326) of said furhter parts and said second part (218) is connected to said power potential by means of a corresponding second (328) of said furhter parts.
10. The electronic package according to any Claim from 1 to 9, wherein said electronic package is a BGA.
EP96932706A 1995-10-04 1996-10-03 Electronic package with enhanced pad design Ceased EP0853817A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
IT9500161 1995-10-04
WOPCT/IT95/00161 1995-10-04
PCT/GB1996/002420 WO1997013275A1 (en) 1995-10-04 1996-10-03 Electronic package with enhanced pad design

Publications (1)

Publication Number Publication Date
EP0853817A1 true EP0853817A1 (en) 1998-07-22

Family

ID=11332480

Family Applications (1)

Application Number Title Priority Date Filing Date
EP96932706A Ceased EP0853817A1 (en) 1995-10-04 1996-10-03 Electronic package with enhanced pad design

Country Status (5)

Country Link
EP (1) EP0853817A1 (en)
JP (1) JP3093278B2 (en)
KR (1) KR100276858B1 (en)
TW (1) TW299564B (en)
WO (1) WO1997013275A1 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09175399A (en) * 1995-12-28 1997-07-08 Motohiro Seisakusho:Kk Dolly for container
KR100469911B1 (en) * 1997-12-31 2005-07-07 주식회사 하이닉스반도체 Arrangement of leisure bar capacitors
JP2004214657A (en) 2003-01-07 2004-07-29 Internatl Business Mach Corp <Ibm> Water-soluble protective paste for manufacturing printed circuit board
JP5954013B2 (en) * 2012-07-18 2016-07-20 日亜化学工業株式会社 Semiconductor element mounting member and semiconductor device

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0285064A2 (en) * 1987-04-01 1988-10-05 Hitachi, Ltd. Multi-chip module structure
EP0382203A2 (en) * 1989-02-10 1990-08-16 Fujitsu Limited Ceramic package type semiconductor device and method of assembling the same
JPH0422162A (en) * 1990-05-17 1992-01-27 Hitachi Ltd Lead frame and semiconductor integrated circuit device using it
JPH04139864A (en) * 1990-10-01 1992-05-13 Seiko Epson Corp Semiconductor device
US5258648A (en) * 1991-06-27 1993-11-02 Motorola, Inc. Composite flip chip semiconductor device with an interposer having test contacts formed along its periphery
US5355283A (en) * 1993-04-14 1994-10-11 Amkor Electronics, Inc. Ball grid array with via interconnection

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4595945A (en) * 1983-10-21 1986-06-17 At&T Bell Laboratories Plastic package with lead frame crossunder
JPH0494565A (en) * 1990-08-10 1992-03-26 Toshiba Corp Semiconductor device
JP2501953B2 (en) * 1991-01-18 1996-05-29 株式会社東芝 Semiconductor device
US5474958A (en) * 1993-05-04 1995-12-12 Motorola, Inc. Method for making semiconductor device having no die supporting surface

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0285064A2 (en) * 1987-04-01 1988-10-05 Hitachi, Ltd. Multi-chip module structure
EP0382203A2 (en) * 1989-02-10 1990-08-16 Fujitsu Limited Ceramic package type semiconductor device and method of assembling the same
JPH0422162A (en) * 1990-05-17 1992-01-27 Hitachi Ltd Lead frame and semiconductor integrated circuit device using it
JPH04139864A (en) * 1990-10-01 1992-05-13 Seiko Epson Corp Semiconductor device
US5258648A (en) * 1991-06-27 1993-11-02 Motorola, Inc. Composite flip chip semiconductor device with an interposer having test contacts formed along its periphery
US5355283A (en) * 1993-04-14 1994-10-11 Amkor Electronics, Inc. Ball grid array with via interconnection

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of WO9713275A1 *

Also Published As

Publication number Publication date
JP3093278B2 (en) 2000-10-03
KR100276858B1 (en) 2001-01-15
WO1997013275A1 (en) 1997-04-10
KR19990064001A (en) 1999-07-26
TW299564B (en) 1997-03-01
JPH11508409A (en) 1999-07-21

Similar Documents

Publication Publication Date Title
US5825628A (en) Electronic package with enhanced pad design
JP3110922B2 (en) Multi-chip module
US7427535B2 (en) Semiconductor/printed circuit board assembly, and computer system
US5216278A (en) Semiconductor device having a pad array carrier package
US6040624A (en) Semiconductor device package and method
US5525834A (en) Integrated circuit package
US6160705A (en) Ball grid array package and method using enhanced power and ground distribution circuitry
US6218731B1 (en) Tiny ball grid array package
US5701032A (en) Integrated circuit package
US5866942A (en) Metal base package for a semiconductor device
US5798564A (en) Multiple chip module apparatus having dual sided substrate
JP2561793B2 (en) Direct chip attach module
US6084777A (en) Ball grid array package
TW517359B (en) Enhanced die-up ball grid array packages and method for making the same
US20050189623A1 (en) Multiple die package
US20030006495A1 (en) Die stacking scheme
JP2000223651A (en) Package for facing multichip
WO1992021150A1 (en) Integrated circuit chip carrier
CA2344663A1 (en) Tape ball grid array with interconnected ground plane
JPH09283695A (en) Semiconductor mounting structure
JP2000323610A (en) Film carrier semiconductor device
EP0853817A1 (en) Electronic package with enhanced pad design
US20060197233A1 (en) Die attach material for TBGA or flexible circuitry
JP3545892B2 (en) High performance, high capacity package with high heat dissipation
JPH02199859A (en) Electronic component device and manufacture thereof

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19980406

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE GB IE

17Q First examination report despatched

Effective date: 20010920

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN REFUSED

18R Application refused

Effective date: 20080129