EP0707274B1 - Multiplication circuit - Google Patents
Multiplication circuit Download PDFInfo
- Publication number
- EP0707274B1 EP0707274B1 EP19950114823 EP95114823A EP0707274B1 EP 0707274 B1 EP0707274 B1 EP 0707274B1 EP 19950114823 EP19950114823 EP 19950114823 EP 95114823 A EP95114823 A EP 95114823A EP 0707274 B1 EP0707274 B1 EP 0707274B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- amplifier
- output
- switching means
- inv1
- capacitive coupling
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06J—HYBRID COMPUTING ARRANGEMENTS
- G06J1/00—Hybrid computing arrangements
Definitions
- the present invention relates to a multiplication circuit for generating an analog voltage as a multiplication result for an analog computation.
- the inventers of the present invention have proposed a multiplication circuit in Japanese Application No. Hei 05-020676 and US-A-5,420,676.
- This multiplication circuit as shown in Figure 2, generates an analog voltage corresponding to a multiplication of a digital multiplier and an analog input voltage by a capacitive coupling.
- the output of the capacitive coupling is inputted to two stages inverted amplifiers INV1 and INV3, or INV2 and INV3 so that the output is kept stable and accurate.
- These amplifiers consist of MOS inverters of 3 stages, the outputs of which are connected through a feedback capacitances to their inputs.
- the inverted amplifier keeps linearity and stability in the relationship between the input and output by a large open gain of a multiplication gains of MOS inverters of three stages.
- This multiplication circuit performs multiplication of digital multiplier and analog data, however it can not execute multiplication of digital data and digital data.
- US-A-4,654,815 describes a multiplying digital to analog converter comprising switching means and capacitor array means for converting the digital input voltage.
- the present invention is invented so as to solve the conventional problems and has a purposes to provide a multiplication circuit for outputting an analog data as a multiplication result of a multiplication of digital data and digital data.
- Multiplication circuit performs weighting of an analog input voltage by capacitive couplings of two stages or more.
- the capacitive coupling is controlled in weight according to the digital data to be multiplied.
- a digital data is multiplied by a digital data and the calculation result is outputted as an analog data which can be used in another analog calculation or other usages.
- a multiplication circuit has a plurality of the first switching circuits SW11, SW12, SW13 and SW14 which are connected to capacitances C11, C12, C13 and C14, respectively, of a capacitive coupling CP1.
- the capacitive coupling has further capacitance C10 grounded.
- An output of capacitive coupling CP1 is inputted to an inverting amplifier INV1 consisting of MOS inverters I1, I2 and I3 of 3 stages, and an output of inverting amplifier INV1 is connected to its input through feedback capacitance Cf1.
- INV1 keeps a linearity and stability between the input and output by a large gain as multiplication of triple gain of MOS inverters.
- Switching means SW11, SW12, SW13 and SW14 are switches of two inputs and one output for alternatively connecting a common analog input voltage Vd or the ground to the capacitances C11, C12, C13 and C14.
- Switching means SW21, SW22, SW23 and SW24 are switches of two inputs and one output and are controlled by digital signal B of 4 bits.
- Multiplication circuit performs weighting of an analog input voltage by capacitive couplings of two stages or more and the capacitive coupling is controlled in weight according to the digital data to be multiplied, so that it can provide a multiplication circuit for outputting an analog data as a multiplication result of a multiplication of digital data and digital data.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Mathematical Physics (AREA)
- Automation & Control Theory (AREA)
- Evolutionary Computation (AREA)
- Fuzzy Systems (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- Analogue/Digital Conversion (AREA)
Description
- The present invention relates to a multiplication circuit for generating an analog voltage as a multiplication result for an analog computation.
- The inventers of the present invention have proposed a multiplication circuit in Japanese Application No. Hei 05-020676 and US-A-5,420,676. This multiplication circuit, as shown in Figure 2, generates an analog voltage corresponding to a multiplication of a digital multiplier and an analog input voltage by a capacitive coupling. The output of the capacitive coupling is inputted to two stages inverted amplifiers INV1 and INV3, or INV2 and INV3 so that the output is kept stable and accurate. These amplifiers consist of MOS inverters of 3 stages, the outputs of which are connected through a feedback capacitances to their inputs.
- The inverted amplifier keeps linearity and stability in the relationship between the input and output by a large open gain of a multiplication gains of MOS inverters of three stages.
- This multiplication circuit performs multiplication of digital multiplier and analog data, however it can not execute multiplication of digital data and digital data.
- US-A-4,654,815 describes a multiplying digital to analog converter comprising switching means and capacitor array means for converting the digital input voltage.
- The present invention is invented so as to solve the conventional problems and has a purposes to provide a multiplication circuit for outputting an analog data as a multiplication result of a multiplication of digital data and digital data.
- Multiplication circuit according to the present invention performs weighting of an analog input voltage by capacitive couplings of two stages or more. The capacitive coupling is controlled in weight according to the digital data to be multiplied.
- According to the present invention, a digital data is multiplied by a digital data and the calculation result is outputted as an analog data which can be used in another analog calculation or other usages.
-
- Figure 1 is a circuit diagram of the first embodiment of a multiplication circuit according to the present invention, and
- Figure 2 is a circuit diagram showing a multiplication circuit to be compared with the present invention.
-
- Hereinafter an embodiment of the present invention is described with referring to the attached drawings.
- In Figure 1, a multiplication circuit has a plurality of the first switching circuits SW11, SW12, SW13 and SW14 which are connected to capacitances C11, C12, C13 and C14, respectively, of a capacitive coupling CP1. The capacitive coupling has further capacitance C10 grounded.
- An output of capacitive coupling CP1 is inputted to an inverting amplifier INV1 consisting of MOS inverters I1, I2 and I3 of 3 stages, and an output of inverting amplifier INV1 is connected to its input through feedback capacitance Cf1. INV1 keeps a linearity and stability between the input and output by a large gain as multiplication of triple gain of MOS inverters.
- Switching means SW11, SW12, SW13 and SW14 are switches of two inputs and one output for alternatively connecting a common analog input voltage Vd or the ground to the capacitances C11, C12, C13 and C14. Switching means SW11, SW12, SW13 and SW14 are controlled by digital signal A with 4 bits. When ai (i =1 to 4) is "1", then Cli is connected to Vd and when ai is "0", then Cli is grounded, when each bit of signal A is designated as a1, a2, a3 and a4. When output of INV1 is Vo, then
formula 1 is defined.Switching means SW21, SW22, SW23 and SW24 are switches of two inputs and one output and are controlled by digital signal B of 4 bits. When each bit of signal B is designated as b1, b2, b3 and b4, Vo is connected when bi is "1" and the ground is connected when bi is "0". An output Vout of INV2 is defined as in
formula 2.Formula 3 is obtained when
formula 1 is taken informula 2.When formula 4 is defined, then
formula 5 is obtained.
Formula 5 - By enlarging a circuit size of capacitive couplings CP1 and CP2, multiplication of large digital data is possible. By increasing number of stages of inverting amplifiers, a multi-steps multiplications of digital variables is realized. According to the inventor's experience, enough linearity characteristic can be obtained by inverters of three stages. In order to minimize the circuit of sufficient performances, the inverting amplifier type multiplication is preferable.
- Multiplication circuit according to the present invention performs weighting of an analog input voltage by capacitive couplings of two stages or more and the capacitive coupling is controlled in weight according to the digital data to be multiplied, so that it can provide a multiplication circuit for outputting an analog data as a multiplication result of a multiplication of digital data and digital data.
Claims (2)
- A multiplication circuit comprising a plurality of weighting circuit serially connected which comprises,characterized in that the multiplication circuit further comprisesi) a plurality of first switching means (SW11, ..., SW14) to which a common analog input voltage (Vd) is inputted, said switching means being controlled by digital signals;ii) a first capacitive coupling (CP1) with a plurality of capacitances each of which is connected to one of said first switching means;iii) a first amplifier (INV1) with high open gain to which an output of said first capacitive coupling (CP1) is connected;iv) a first feedback capacitance (Cf1) connecting an output of said first amplifier (INV1) to its input.v) a plurality of the second switching means (SW21, ..., SW24) connected to the output of said first amplifier (INV1);vi) a second capacitive coupling (CP2) connected to an output of said second switching means;vii) a second amplifier (INV2) connected an output of said second capacitive coupling (CP2);viii) a second feedback capacitance (Cf2) for connecting an output of said second amplifier (INV2) to its input.
- A multiplication circuit according to claim 1 whereini) the first capacitive coupling (CP1) comprises a plurality of capacitances (C10, ..., C14) each of which is connected to one of said first switching means (SW11, ..., SW14);ii) said first amplifier (INV1) comprising MOS inverters of stages of odd number;iii) said second inverting amplifier (INV2) comprising MOS inverters of stages of odd number;iv) said second amplifier (INV2) serially connects an odd number of MOS inverters; andv) said first and second amplifiers (INV1, INV2) are inverting amplifiers.
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP26112294A JP3511320B2 (en) | 1994-09-30 | 1994-09-30 | Multiplication circuit |
| JP261122/94 | 1994-09-30 | ||
| JP26112294 | 1994-09-30 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| EP0707274A1 EP0707274A1 (en) | 1996-04-17 |
| EP0707274B1 true EP0707274B1 (en) | 2000-05-03 |
Family
ID=17357410
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| EP19950114823 Expired - Lifetime EP0707274B1 (en) | 1994-09-30 | 1995-09-20 | Multiplication circuit |
Country Status (3)
| Country | Link |
|---|---|
| EP (1) | EP0707274B1 (en) |
| JP (1) | JP3511320B2 (en) |
| DE (1) | DE69516624T2 (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE69611768T2 (en) * | 1995-04-26 | 2001-05-31 | Sharp Kabushiki Kaisha, Osaka | Multiplier circuit |
| CN1090838C (en) * | 1996-05-21 | 2002-09-11 | 株式会社鹰山 | Inverted amplifying circuit |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4654815A (en) * | 1985-02-07 | 1987-03-31 | Texas Instruments Incorporated | Analog signal conditioning and digitizing integrated circuit |
| JPH0520676A (en) | 1991-07-12 | 1993-01-29 | Sony Corp | Ferromagnetic metal fine particle |
| JP2985996B2 (en) * | 1992-11-27 | 1999-12-06 | 株式会社高取育英会 | Multiplication circuit |
-
1994
- 1994-09-30 JP JP26112294A patent/JP3511320B2/en not_active Expired - Fee Related
-
1995
- 1995-09-20 EP EP19950114823 patent/EP0707274B1/en not_active Expired - Lifetime
- 1995-09-20 DE DE1995616624 patent/DE69516624T2/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| DE69516624D1 (en) | 2000-06-08 |
| JP3511320B2 (en) | 2004-03-29 |
| JPH08101876A (en) | 1996-04-16 |
| EP0707274A1 (en) | 1996-04-17 |
| DE69516624T2 (en) | 2000-08-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5490099A (en) | Method of multiplying an analog value by a digital value | |
| US4667179A (en) | Two reference voltage weighted capacitor digital to analog converter | |
| GB2333917A (en) | Hybrid matrix amplifier | |
| US20020093365A1 (en) | Weighted mean calculation circuit | |
| US5465064A (en) | Weighted summing circuit | |
| US5457417A (en) | Scaler circuit | |
| JPH06215164A (en) | Multilying circuit | |
| US5565809A (en) | Computational circuit | |
| EP0707274B1 (en) | Multiplication circuit | |
| US5361219A (en) | Data circuit for multiplying digital data with analog | |
| US5604458A (en) | Scaler circuit | |
| US5274376A (en) | Multi-mode digital to analog converter and method | |
| EP0764915B1 (en) | Complex number multiplication circuit | |
| EP0741366B1 (en) | Multiplication circuit | |
| US5311454A (en) | Digital multiplier-accumulator | |
| EP0707275B1 (en) | Multiplication circuit | |
| US5835387A (en) | Multiplication circuit | |
| US5708384A (en) | Computational circuit | |
| US5617053A (en) | Computational circuit | |
| US5448506A (en) | Multiplication operational circuit device | |
| US5815021A (en) | Weight addition circuit | |
| EP0803829B1 (en) | Discrete cosine transformation circuit | |
| EP0696804B1 (en) | Sampling and holding circuit | |
| EP0827099A2 (en) | Multiplication and addition circuit | |
| JP2978527B2 (en) | Analog integrated circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
| AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): DE FR GB |
|
| 17P | Request for examination filed |
Effective date: 19960703 |
|
| GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
| 17Q | First examination report despatched |
Effective date: 19990712 |
|
| GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
| GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
| GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
| GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
| AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB |
|
| REF | Corresponds to: |
Ref document number: 69516624 Country of ref document: DE Date of ref document: 20000608 |
|
| ET | Fr: translation filed | ||
| PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
| 26N | No opposition filed | ||
| PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20010917 Year of fee payment: 7 |
|
| PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20010921 Year of fee payment: 7 |
|
| PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20011026 Year of fee payment: 7 |
|
| REG | Reference to a national code |
Ref country code: GB Ref legal event code: IF02 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20020920 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20030401 |
|
| GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20020920 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20030603 |
|
| REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST |