[go: up one dir, main page]

EP0374521A3 - Least recently used arbiter with programmable high priority mode and performance monitor - Google Patents

Least recently used arbiter with programmable high priority mode and performance monitor Download PDF

Info

Publication number
EP0374521A3
EP0374521A3 EP19890121707 EP89121707A EP0374521A3 EP 0374521 A3 EP0374521 A3 EP 0374521A3 EP 19890121707 EP19890121707 EP 19890121707 EP 89121707 A EP89121707 A EP 89121707A EP 0374521 A3 EP0374521 A3 EP 0374521A3
Authority
EP
European Patent Office
Prior art keywords
arbiter
user
high priority
access
priority mode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP19890121707
Other languages
German (de)
French (fr)
Other versions
EP0374521A2 (en
Inventor
Brice John Feal
Donald Joseph Hanrahan
David James Shippy
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of EP0374521A2 publication Critical patent/EP0374521A2/en
Publication of EP0374521A3 publication Critical patent/EP0374521A3/en
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)

Abstract

In a data bus system which links a plurality of users, user access to the bus is provided by an arbiter which responds to a plurality of user requests for bus access by employing an adjustable priority scheme for granting access. When a user has access to the bus, the arbiter updates user pricrity by assigning the lowest priority to the current user and upwardly adjusting the priorities of all currently-requesting users.
EP19890121707 1988-12-21 1989-11-24 Least recently used arbiter with programmable high priority mode and performance monitor Withdrawn EP0374521A3 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US07/288,797 US4953081A (en) 1988-12-21 1988-12-21 Least recently used arbiter with programmable high priority mode and performance monitor
US288797 1988-12-21

Publications (2)

Publication Number Publication Date
EP0374521A2 EP0374521A2 (en) 1990-06-27
EP0374521A3 true EP0374521A3 (en) 1991-08-14

Family

ID=23108692

Family Applications (1)

Application Number Title Priority Date Filing Date
EP19890121707 Withdrawn EP0374521A3 (en) 1988-12-21 1989-11-24 Least recently used arbiter with programmable high priority mode and performance monitor

Country Status (3)

Country Link
US (1) US4953081A (en)
EP (1) EP0374521A3 (en)
JP (1) JPH02219156A (en)

Families Citing this family (75)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5068782A (en) * 1987-02-02 1991-11-26 Unisys Corp. Accessing control with predetermined priority based on a feedback arrangement
JPS6484361A (en) * 1987-07-30 1989-03-29 Araianto Computer Syst Corp Parallel processing computer with alterable preference of memory access
US5151994A (en) * 1989-11-13 1992-09-29 Hewlett Packard Company Distributed fair arbitration system using separate grant and request lines for providing access to data communication bus
US5301333A (en) * 1990-06-14 1994-04-05 Bell Communications Research, Inc. Tree structured variable priority arbitration implementing a round-robin scheduling policy
US5265257A (en) * 1990-06-22 1993-11-23 Digital Equipment Corporation Fast arbiter having easy scaling for large numbers of requesters, large numbers of resource types with multiple instances of each type, and selectable queuing disciplines
US5408627A (en) * 1990-07-30 1995-04-18 Building Technology Associates Configurable multiport memory interface
US5257357A (en) * 1991-01-22 1993-10-26 Motorola, Inc. Method and apparatus for implementing a priority adjustment of an interrupt in a data processor
ATE150880T1 (en) * 1991-01-31 1997-04-15 Siemens Nixdorf Inf Syst METHOD FOR THE TIME ORDERING OF ACCESSES BY DATA TRANSMISSION AND PROCESSING UNITS TO A MULTIPORT AREA
US5265223A (en) * 1991-08-07 1993-11-23 Hewlett-Packard Company Preservation of priority in computer bus arbitration
JP2979771B2 (en) * 1991-09-12 1999-11-15 株式会社日立製作所 Information processing apparatus and bus control method thereof
US5257385A (en) * 1991-12-30 1993-10-26 Apple Computer, Inc. Apparatus for providing priority arbitration in a computer system interconnect
US5848297A (en) * 1991-12-30 1998-12-08 Apple Computer, Inc. Control apparatus for maintaining order and accomplishing priority promotion in a computer interconnect
US5410677A (en) * 1991-12-30 1995-04-25 Apple Computer, Inc. Apparatus for translating data formats starting at an arbitrary byte position
JPH05257851A (en) * 1991-12-30 1993-10-08 Apple Computer Inc Device for controlling order of transfer of data
US5640599A (en) * 1991-12-30 1997-06-17 Apple Computer, Inc. Interconnect system initiating data transfer over launch bus at source's clock speed and transfering data over data path at receiver's clock speed
US5887196A (en) * 1991-12-30 1999-03-23 Apple Computer, Inc. System for receiving a control signal from a device for selecting its associated clock signal for controlling the transferring of information via a buffer
US5548762A (en) * 1992-01-30 1996-08-20 Digital Equipment Corporation Implementation efficient interrupt select mechanism
US5241632A (en) * 1992-01-30 1993-08-31 Digital Equipment Corporation Programmable priority arbiter
US5305442A (en) * 1992-03-27 1994-04-19 Ceridian Corporation Generalized hierarchical architecture for bus adapters
US5307466A (en) * 1992-04-30 1994-04-26 International Business Machines Corporation Distributed programmable priority arbitration
US5479613A (en) * 1992-08-05 1995-12-26 International Business Machines Corporation Real-time ring bandwidth utilization calculator, calculating bandwidth utilization based on occurrences of first and second predetermined bit patterns
US5535395A (en) * 1992-10-02 1996-07-09 Compaq Computer Corporation Prioritization of microprocessors in multiprocessor computer systems
US5553310A (en) * 1992-10-02 1996-09-03 Compaq Computer Corporation Split transactions and pipelined arbitration of microprocessors in multiprocessing computer systems
US5553248A (en) * 1992-10-02 1996-09-03 Compaq Computer Corporation System for awarding the highest priority to a microprocessor releasing a system bus after aborting a locked cycle upon detecting a locked retry signal
DE4242133A1 (en) * 1992-12-14 1994-06-16 Siemens Ag Arrangement with several functional units
US5613075A (en) * 1993-11-12 1997-03-18 Intel Corporation Method and apparatus for providing deterministic read access to main memory in a computer system
CA2145553C (en) * 1994-03-30 1999-12-21 Yuuki Date Multi-processor system including priority arbitrator for arbitrating request issued from processors
US5463624A (en) * 1994-04-15 1995-10-31 Dsc Communications Corporation Bus arbitration method for telecommunications switching
US5682467A (en) * 1994-09-29 1997-10-28 Xerox Corporation Arbitrating apparatus for controlling selective access of multiple bus masters to a printing system video bus
US6029217A (en) * 1994-10-03 2000-02-22 International Business Machines Corporation Queued arbitration mechanism for data processing system
US5524235A (en) * 1994-10-14 1996-06-04 Compaq Computer Corporation System for arbitrating access to memory with dynamic priority assignment
US5596729A (en) * 1995-03-03 1997-01-21 Compaq Computer Corporation First arbiter coupled to a first bus receiving requests from devices coupled to a second bus and controlled by a second arbiter on said second bus
US5923859A (en) * 1995-04-13 1999-07-13 Compaq Computer Corporation Dual arbiters for arbitrating access to a first and second bus in a computer system having bus masters on each bus
KR0144022B1 (en) * 1995-05-15 1998-08-17 김주용 Arbiter by lru
US5572686A (en) * 1995-06-05 1996-11-05 Apple Computer, Inc. Bus arbitration scheme with priority switching and timer
US5831985A (en) * 1995-11-09 1998-11-03 Emc Corporation Method and apparatus for controlling concurrent data transmission from multiple sources in a channel communication system
US5935232A (en) * 1995-11-20 1999-08-10 Advanced Micro Devices, Inc. Variable latency and bandwidth communication pathways
US5754807A (en) * 1995-11-20 1998-05-19 Advanced Micro Devices, Inc. Computer system including a multimedia bus which utilizes a separate local expansion bus for addressing and control cycles
US5778200A (en) * 1995-11-21 1998-07-07 Advanced Micro Devices, Inc. Bus arbiter including aging factor counters to dynamically vary arbitration priority
US5740381A (en) * 1995-12-22 1998-04-14 United Microelectronics Corporation Expandable arbitration architecture for sharing system memory in a computer system
US5761452A (en) * 1996-03-18 1998-06-02 Advanced Micro Devices, Inc. Bus arbiter method and system
US5805840A (en) * 1996-03-26 1998-09-08 Advanced Micro Devices, Inc. Bus arbiter employing a transaction grading mechanism to dynamically vary arbitration priority
US5802330A (en) * 1996-05-01 1998-09-01 Advanced Micro Devices, Inc. Computer system including a plurality of real time peripheral devices having arbitration control feedback mechanisms
US5819053A (en) * 1996-06-05 1998-10-06 Compaq Computer Corporation Computer system bus performance monitoring
US5740380A (en) * 1996-07-15 1998-04-14 Micron Electronics, Inc. Method and system for apportioning computer bus bandwidth
US5842025A (en) * 1996-08-27 1998-11-24 Mmc Networks, Inc. Arbitration methods and apparatus
US5822758A (en) * 1996-09-09 1998-10-13 International Business Machines Corporation Method and system for high performance dynamic and user programmable cache arbitration
US5897656A (en) 1996-09-16 1999-04-27 Corollary, Inc. System and method for maintaining memory coherency in a computer system having multiple system buses
US6049847A (en) * 1996-09-16 2000-04-11 Corollary, Inc. System and method for maintaining memory coherency in a computer system having multiple system buses
US5996037A (en) * 1997-06-03 1999-11-30 Lsi Logic Corporation System and method for arbitrating multi-function access to a system bus
US6112316A (en) * 1997-12-03 2000-08-29 Micron Electronics, Inc. System for use of bus parking states to communicate diagnostic information
US6092219A (en) * 1997-12-03 2000-07-18 Micron Technology, Inc. Method for use of bus parking states to communicate diagnostic information
US6026459A (en) * 1998-02-03 2000-02-15 Src Computers, Inc. System and method for dynamic priority conflict resolution in a multi-processor computer system having shared memory resources
JP2002531883A (en) * 1998-11-09 2002-09-24 サーラスロジック、アイ・エヌ・シー Mixed signal single chip integrated system electronics for magnetic hard disk drives.
US6842104B1 (en) * 1999-03-19 2005-01-11 Matsushita Electric Industrial Co., Ltd. System lsi and a cross-bus switch apparatus achieved in a plurality of circuits in which two or more pairs of a source apparatus and a destination apparatus are connected simultaneously and buses are wired without concentration
DE19930119C2 (en) * 1999-06-30 2001-06-07 Siemens Ag Priority management procedures
GB9919208D0 (en) * 1999-08-13 1999-10-20 Sgs Thomson Microelectronics An arbiter and a method of arbitrating
US6618780B1 (en) * 1999-12-23 2003-09-09 Cirrus Logic, Inc. Method and apparatus for controlling interrupt priority resolution
US6697904B1 (en) * 2000-03-28 2004-02-24 Intel Corporation Preventing starvation of agents on a bus bridge
KR20020044499A (en) * 2000-12-06 2002-06-15 윤종용 Control system and method for robot
DE10116795A1 (en) * 2001-04-04 2002-10-17 Infineon Technologies Ag bus system
US7065596B2 (en) * 2002-09-19 2006-06-20 Intel Corporation Method and apparatus to resolve instruction starvation
US7149829B2 (en) 2003-04-18 2006-12-12 Sonics, Inc. Various methods and apparatuses for arbitration among blocks of functionality
US20070038782A1 (en) * 2005-07-26 2007-02-15 Ambric, Inc. System of virtual data channels across clock boundaries in an integrated circuit
US7801033B2 (en) * 2005-07-26 2010-09-21 Nethra Imaging, Inc. System of virtual data channels in an integrated circuit
US7296105B2 (en) 2003-10-03 2007-11-13 Sonics, Inc. Method and apparatus for configuring an interconnect to implement arbitration
US7739436B2 (en) 2004-11-01 2010-06-15 Sonics, Inc. Method and apparatus for round robin resource arbitration with a fast request to grant response
CN100593777C (en) * 2005-01-31 2010-03-10 松下电器产业株式会社 Access arbiter and arbiterable condition verification device
US7467245B2 (en) * 2005-07-22 2008-12-16 Cisco Technology, Inc. PCI arbiter
US7890686B2 (en) * 2005-10-17 2011-02-15 Src Computers, Inc. Dynamic priority conflict resolution in a multi-processor computer system having shared resources
DE602007010015D1 (en) 2007-12-11 2010-12-02 Ericsson Telefon Ab L M Method and device for the generation of priorities in a multiprocessor device
US20130155077A1 (en) * 2011-12-14 2013-06-20 Advanced Micro Devices, Inc. Policies for Shader Resource Allocation in a Shader Core
US10402348B2 (en) * 2013-04-12 2019-09-03 Texas Instruments Incorporated Method and system for using feedback information for selecting a routing bus for a memory transaction
US10929322B2 (en) 2018-09-28 2021-02-23 Hewlett Packard Enterprise Development Lp Prioritized arbitration using fixed priority arbiter
US11221795B2 (en) 2019-02-25 2022-01-11 International Business Machines Corporation Queue management for multiway queues

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4009470A (en) * 1975-02-18 1977-02-22 Sperry Rand Corporation Pre-emptive, rotational priority system
WO1987004828A1 (en) * 1986-01-29 1987-08-13 Digital Equipment Corporation Apparatus and method responding to an aborted signal exchange between subsystems in a data processing system

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5672753A (en) * 1979-11-20 1981-06-17 Casio Comput Co Ltd Selective processor for occupation of common bus line
US4611297A (en) * 1983-08-18 1986-09-09 Pitney Bowes Inc. Bus grant circuit
US4789926A (en) * 1985-08-06 1988-12-06 International Business Machines Corporation Digital data processing arbitration system
JPS63231661A (en) * 1987-03-20 1988-09-27 Fujitsu Ltd priority controller

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4009470A (en) * 1975-02-18 1977-02-22 Sperry Rand Corporation Pre-emptive, rotational priority system
WO1987004828A1 (en) * 1986-01-29 1987-08-13 Digital Equipment Corporation Apparatus and method responding to an aborted signal exchange between subsystems in a data processing system

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
DIGITAL PROCESSES. vol. 5, no. 3/4, 1979, ST-SAPHORIN CH pages 271 - 281; M.Courvoisier: "A PROGRAMMABLE ARBITER FOR MULTIPROCESSOR SYSTEMS" *
RESEARCH DISCLOSURE. no. 258, October 1985, HAVANT GB pages 501 - 503; NN: "True Round Robin Arbitrator" *

Also Published As

Publication number Publication date
JPH02219156A (en) 1990-08-31
US4953081A (en) 1990-08-28
EP0374521A2 (en) 1990-06-27

Similar Documents

Publication Publication Date Title
EP0374521A3 (en) Least recently used arbiter with programmable high priority mode and performance monitor
AU5563696A (en) Arbitration of computer resource access requests
MY103859A (en) Communication processor for a packet-switched network.
AU5816290A (en) Low-power, standby mode computer
AU7704187A (en) Cursor controlled user interface system
GB2325320A (en) Fast access to a shared resource on a computer bus
MY127513A (en) D/a converter
AU7788191A (en) Computer control system
JPS6467683A (en) Network designing system
AU2022188A (en) Parallel processing computer in which memory access priorities are varied
EP0425222A3 (en) Data base management system with data dictionary cache
EP0867814A3 (en) System and method for controlling a bus
WO1998024208A3 (en) Data communication system
AU587966B2 (en) Multi-level priority micro-interrupt controller
EP0478119A3 (en) Personal computer system with interrupt controller
AU2774189A (en) Demand-assignment multiple access control system
EP0366434A3 (en) Quasi-fair arbitration scheme with default owner speedup
CA2136561A1 (en) Method of operating a microprocessor controlled telephone set
CA2024108A1 (en) Interruption processing system in time division multiplex transmission system
WO2002073335A3 (en) Integrated scheduler and material control system
ZA896423B (en) Factor regulating gene expression
AU6264090A (en) Communication control system between parallel computers
AU591341B2 (en) Computer system
FI883288A0 (en) ANORDNING FOER BEHANDLING AV I VAEXTHUS PAO GALLER VAEXANDE PLANTOR.
MY103220A (en) Computer having programmable dma control

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE FR GB

17P Request for examination filed

Effective date: 19901025

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): DE FR GB

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 19930602