EP0203125A1 - Device for eliminating the interline flicker. - Google Patents
Device for eliminating the interline flicker.Info
- Publication number
- EP0203125A1 EP0203125A1 EP85905814A EP85905814A EP0203125A1 EP 0203125 A1 EP0203125 A1 EP 0203125A1 EP 85905814 A EP85905814 A EP 85905814A EP 85905814 A EP85905814 A EP 85905814A EP 0203125 A1 EP0203125 A1 EP 0203125A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- additional
- amplifier
- winding
- additional deflection
- coincidence
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004804 winding Methods 0.000 claims abstract description 9
- 238000001514 detection method Methods 0.000 claims description 4
- 238000010894 electron beam technology Methods 0.000 claims description 3
- 230000000873 masking effect Effects 0.000 claims 1
- 238000000034 method Methods 0.000 description 5
- 241000251730 Chondrichthyes Species 0.000 description 1
- 206010038743 Restlessness Diseases 0.000 description 1
- 239000002800 charge carrier Substances 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 230000002542 deteriorative effect Effects 0.000 description 1
- 239000011888 foil Substances 0.000 description 1
- 238000003780 insertion Methods 0.000 description 1
- 230000037431 insertion Effects 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
- 229920006395 saturated elastomer Polymers 0.000 description 1
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G1/00—Control arrangements or circuits, of interest only in connection with cathode-ray tube indicators; General aspects or details, e.g. selection emphasis on particular characters, dashed line or dotted line generation; Preprocessing of data
- G09G1/04—Deflection circuits ; Constructional details not otherwise provided for
Definitions
- the invention relates to a device for eliminating the intermittent lenflimmer when displaying graphic characters on a picture display screen, for example a television screen, together with a television picture.
- the television signal broadcast according to the television standard is reproduced according to the interlaced method.
- the purpose of this is to increase the flicker frequency in such a way that it is practically imperceptible.
- the interlaced method a television picture is generated in that two successively written fields with a number of k plus 1/2 lines each are reproduced, the fields being interleaved like a comb by alternately writing the even-numbered lines and the odd-numbered lines. This increases the frame rate for a full screen.
- this interlacing method has a major disadvantage, because the so-called interlaced flicker appears in a stack especially when standing Images, especially graphic drawings, are to be reproduced. Intermediate line flickering is particularly pronounced in horizontal lines. It is therefore known to switch off the interlacing when playing such characters by writing two fields one above the other. As a result, the inter-line flicker characterized by the vertical unrest of the character shown is no longer visible (DE-AS 29 49 020).
- the invention has for its object to eliminate the interline flicker for the display of faded-in graphical characters without deteriorating the quality of a television signal received at the same time. This object is achieved by the invention specified in the patent claim. Further embodiments of the invention result from the subclaims.
- the invention has the advantage that the interlacing for the television signal and thus the quality of the entire image is now retained even in the horizontal direction during the simultaneous reproduction of a television signal and a graphic character.
- Figure 1 shows the circuit arrangement of the invention
- Figure 2 shows the arrangement of the invention in a television receiver.
- the Btx decoder supplies, for example, a fade-out signal that serves to blank out the underlying television signal during the character insertion in order to increase the contrast of the character.
- This fade-out signal is ANDed in conjunction with the half-image detection signal.
- the fade-out signal FB (fast-blanking) is based on an NFN Put transistor 1, the collector of which is connected via a load resistor 2 to the operating voltage source UB.
- the emitter of transistor 1 is connected to ground via a resistor 3.
- the field detection signal HK is applied to the emitter via a series resistor 4, which only switches the transistor 1 conductive for the duration of one field.
- the base of a further PNP transistor 5 is connected to the collector of the transistor 1, the emitter of which is connected to the operating voltage source UB via the resistor 6 and an additional deflection coil pair is connected in the collector circuit which is arranged in the vicinity of the vertical main deflection winding on the picture tube neck such that the current flowing through this causes the additional vertical shift of the electron beam.
- the described additional deflection generator switches off the interlacing only for the duration of the displayed character. He must therefore be able to switch the video frequency on and off.
- the switchover time is of the order of 200 ms.
- the main deflection coil is therefore unsuitable for switching off the interlacing because of its large inductance and the winding capacity.
- the existing deflection amplifier is also not able to generate the required rapid changes in the current.
- a deflection generator with a limit frequency of 4.5 MHz is therefore required.
- the required deflection power can be applied.
- the time constant L / R must be small because of the high switching speed. It is very cost-effective to use a scule printed on a foil, which is placed around the tube shark. It is essential that the transistors of the deflection generator are not saturated range are controlled so that the switching process is not delayed due to stored charge carriers. The operating point of the transistors of the additional deflection generator is selected accordingly. Because of the low deflection power, small transistors are sufficient.
- the deflection generator is expediently arranged on the mounting plate 8 of the television picture tube 9, as shown in FIG. It is essential that the feed line 10 to the additional deflection coil 7 is very short in order to keep the feed inductance small. From the pair of steering coils is located on the tube neck of the picture tube 9 below the steering unit 12, which is partially cut open for the detection of the deflection coil 7. A plug connection 11 connects the circuit of the deflection generator with the signal voltage and operating voltage sources located on the device chassis.
Landscapes
- Engineering & Computer Science (AREA)
- Radar, Positioning & Navigation (AREA)
- Remote Sensing (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Details Of Television Scanning (AREA)
Abstract
Un dispositif permet de reproduire sans scintillements des signaux mélangés de décodeurs VT et/ou BTX pendant la reproduction de signaux de télévision (exploitation mixte). Ceci est obtenu par une compensation du champ de balayage de fréquence vidéo dans le sens vertical effectué par un amplificateur connectable supplémentaire de balayage de fréquence vidéo, qui alimente un enroulement de balayage supplémentaire à inductivité réduite.A device makes it possible to reproduce, without flickering, mixed signals from VT and / or BTX decoders during the reproduction of television signals (mixed operation). This is achieved by compensating for the vertical vertical frequency of the video frequency sweep by means of an additional connectable video frequency sweep amplifier, which supplies an additional sweep winding with reduced inductivity.
Description
Claims
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AT85905814T ATE55024T1 (en) | 1984-11-16 | 1985-11-16 | DEVICE TO ELIMINATE INTERLINE Flicker. |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE3441905 | 1984-11-16 | ||
DE19843441905 DE3441905A1 (en) | 1984-11-16 | 1984-11-16 | DEVICE FOR ELIMINATING INTERMEDIATE FLICKERS |
Publications (2)
Publication Number | Publication Date |
---|---|
EP0203125A1 true EP0203125A1 (en) | 1986-12-03 |
EP0203125B1 EP0203125B1 (en) | 1990-07-25 |
Family
ID=6250456
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP85905814A Expired - Lifetime EP0203125B1 (en) | 1984-11-16 | 1985-11-16 | Device for eliminating the interline flicker |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP0203125B1 (en) |
JP (1) | JPS62501464A (en) |
DE (2) | DE3441905A1 (en) |
WO (1) | WO1986003046A1 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DK159354C (en) * | 1987-08-26 | 1991-03-11 | Bang & Olufsen As | TELEVISION RECEIVER WITH REPRESENTATIVES |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2233703B1 (en) * | 1973-06-13 | 1976-04-30 | Cit Alcatel | |
ZA806148B (en) * | 1979-10-15 | 1982-05-26 | Philips Nv | Picture display device arranged for displaying a mixed picture signal as an interlaced television picture |
NL8002410A (en) * | 1979-10-15 | 1981-04-21 | Philips Nv | IMAGE DISPLAY APPARATUS FOR DISPLAYING AN INTERMEDIATE TELEVISION IMAGE OF A MIXED IMAGE SIGNAL. |
DE3068972D1 (en) * | 1980-11-28 | 1984-09-20 | Ibm | Raster crt flicker reducing apparatus |
US4415889A (en) * | 1980-12-18 | 1983-11-15 | Rca Corporation | Raster-scanned CRT display system with improved positional resolution for digitally encoded graphics |
JPS5854394A (en) * | 1981-09-28 | 1983-03-31 | ソニー株式会社 | Envelope signal control circuit |
-
1984
- 1984-11-16 DE DE19843441905 patent/DE3441905A1/en not_active Withdrawn
-
1985
- 1985-11-16 JP JP60505219A patent/JPS62501464A/en active Pending
- 1985-11-16 DE DE8585905814T patent/DE3578909D1/en not_active Expired - Fee Related
- 1985-11-16 WO PCT/EP1985/000624 patent/WO1986003046A1/en active IP Right Grant
- 1985-11-16 EP EP85905814A patent/EP0203125B1/en not_active Expired - Lifetime
Non-Patent Citations (1)
Title |
---|
See references of WO8603046A1 * |
Also Published As
Publication number | Publication date |
---|---|
DE3578909D1 (en) | 1990-08-30 |
WO1986003046A1 (en) | 1986-05-22 |
EP0203125B1 (en) | 1990-07-25 |
JPS62501464A (en) | 1987-06-11 |
DE3441905A1 (en) | 1986-05-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3242837C2 (en) | Control circuit for the display of graphic symbols in a picture display system | |
DE3001006C2 (en) | ||
DE69026507T2 (en) | Device for modulating the scanning speed | |
AT389967B (en) | VIDEO SIGNAL PROCESSING SYSTEM | |
DE2413839A1 (en) | TELEVISION RECEIVER WITH A DEVICE FOR THE SIMULTANEOUS PLAYBACK OF MULTIPLE PROGRAMS | |
DE3038144C2 (en) | Image display device for reproducing a mixed picture signal as a television picture in the interlaced process | |
DE2832666C2 (en) | Device for static convergence adjustment | |
DE69314191T2 (en) | Television receiver | |
DE3209876C2 (en) | Device for flicker-free reproduction of television pictures and text and graphic pages | |
EP0374715B1 (en) | Television system with devices for adapting a television picture format generated at the transmitt side and at the receiver side | |
DE2949020C2 (en) | Method for eliminating interline flicker when displaying alphanumeric characters and graphic symbols on a monitor using the field method by means of vertical offset and circuitry for carrying out the method | |
DE3206378C2 (en) | Video tape recorder / playback circuitry | |
EP0421017A1 (en) | Circuit arrangement for picture-in-picture insertion in a television set with only one tuner | |
DE3242838C2 (en) | Signal transmission circuit | |
EP0203125A1 (en) | Device for eliminating the interline flicker. | |
DE2910786C2 (en) | Channel selection display arrangement for color television receivers | |
DE2542502A1 (en) | TELEVISION RECEIVER WITH A DEVICE FOR THE SIMULTANEOUS PLAYBACK OF MULTIPLE PROGRAMS | |
DE3312097C2 (en) | Image display arrangement with text overlay, especially mixed and box operation | |
DE3331567C2 (en) | Circuit for east-west pincushion correction in a colour television receiver | |
DE3215143C2 (en) | ||
DE3421780C2 (en) | Method and monitor for displaying a section of a video image | |
DE3423115A1 (en) | DISPLAY DEVICE | |
DE2536835C2 (en) | Television system for the transmission of additional information | |
DE3030888A1 (en) | Digital line and frame oscillators - have accumulation counters connected into digital=analogue converters to produce sawtooth deflection waveform | |
DE2217402C3 (en) | Electron beam image display device for different frame rates |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 19860616 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AT BE CH DE FR GB IT LI LU NL SE |
|
17Q | First examination report despatched |
Effective date: 19890206 |
|
ITF | It: translation for a ep patent filed | ||
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AT BE CH DE FR GB IT LI LU NL SE |
|
REF | Corresponds to: |
Ref document number: 55024 Country of ref document: AT Date of ref document: 19900815 Kind code of ref document: T |
|
REF | Corresponds to: |
Ref document number: 3578909 Country of ref document: DE Date of ref document: 19900830 |
|
GBT | Gb: translation of ep patent filed (gb section 77(6)(a)/1977) | ||
ET | Fr: translation filed | ||
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed | ||
ITTA | It: last paid annual fee | ||
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: AT Payment date: 19921023 Year of fee payment: 8 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: LU Payment date: 19921029 Year of fee payment: 8 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: BE Payment date: 19921116 Year of fee payment: 8 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: SE Payment date: 19921125 Year of fee payment: 8 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: CH Payment date: 19930224 Year of fee payment: 8 |
|
EPTA | Lu: last paid annual fee | ||
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 19931116 Ref country code: AT Effective date: 19931116 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SE Effective date: 19931117 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LI Effective date: 19931130 Ref country code: CH Effective date: 19931130 Ref country code: BE Effective date: 19931130 |
|
BERE | Be: lapsed |
Owner name: DEUTSCHE THOMSON-BRANDT G.M.B.H. Effective date: 19931130 |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
EUG | Se: european patent has lapsed |
Ref document number: 85905814.1 Effective date: 19940610 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 19951108 Year of fee payment: 11 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 19951117 Year of fee payment: 11 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: NL Payment date: 19951130 Year of fee payment: 11 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 19960120 Year of fee payment: 11 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Effective date: 19961116 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NL Effective date: 19970601 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 19961116 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Effective date: 19970731 |
|
NLV4 | Nl: lapsed or anulled due to non-payment of the annual fee |
Effective date: 19970601 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Effective date: 19970801 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST |