[go: up one dir, main page]

EP0005784B1 - Anordnung zum Aufbau von Rundschreib- und Konferenzverbindungen - Google Patents

Anordnung zum Aufbau von Rundschreib- und Konferenzverbindungen Download PDF

Info

Publication number
EP0005784B1
EP0005784B1 EP79101544A EP79101544A EP0005784B1 EP 0005784 B1 EP0005784 B1 EP 0005784B1 EP 79101544 A EP79101544 A EP 79101544A EP 79101544 A EP79101544 A EP 79101544A EP 0005784 B1 EP0005784 B1 EP 0005784B1
Authority
EP
European Patent Office
Prior art keywords
address
line
circuit
connection
circuits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
EP79101544A
Other languages
German (de)
English (en)
French (fr)
Other versions
EP0005784A1 (de
Inventor
Denis Myles Condon
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens AG
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens AG filed Critical Siemens AG
Publication of EP0005784A1 publication Critical patent/EP0005784A1/de
Application granted granted Critical
Publication of EP0005784B1 publication Critical patent/EP0005784B1/de
Expired legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/02—Details
    • H04L12/16—Arrangements for providing special services to substations
    • H04L12/18—Arrangements for providing special services to substations for broadcast or conference, e.g. multicast
    • H04L12/1813—Arrangements for providing special services to substations for broadcast or conference, e.g. multicast for computer conferences, e.g. chat rooms
    • H04L12/1818—Conference organisation arrangements, e.g. handling schedules, setting up parameters needed by nodes to attend a conference, booking network resources, notifying involved parties

Definitions

  • the invention relates to an arrangement for setting up circular and conference connections in a switching system with the incoming and outgoing lines respectively assigned line connection circuits, with a connection memory common to all line connection circuits, in which each line connection circuit is assigned a memory cell which allocates the assignment for the duration of a connection contains between a specific calling and a specific called line connection circuit and with devices for scanning the line connection circuits and for addressing the connection memory, the line connection circuits being connected to one another only for the transmission of a message character by evaluation of the address contained in the addressed memory cell of the connection memory.
  • a circular connection is to be understood to mean that a large number of subscribers can each receive the messages sent from a specific subscriber part; Conference call means that the participants in the call can not only receive but also send messages.
  • Conference call means that the participants in the call can not only receive but also send messages.
  • the telephone numbers of the participants in a circular connection are first sent from the subscriber station that wishes to set up such a connection to the switching center and evaluated there to establish the connection to the individual called subscribers.
  • there are so-called circular or conference circuits in the switching system which receive the information sent by the calling subscriber parts, establish the connections to the called subscribers and switch them on.
  • Switching systems of this type contain a subscriber line circuit for each incoming and outgoing line, and a common connection memory for all subscriber line circuits, in which a separate memory cell is assigned to each subscriber line circuit.
  • the data required for the transmission of messages between connected participants are entered in the memory cell. The data is entered into the connection memory from a central location, for example due to programmed processes in a central processor unit, in each case at the start of a connection.
  • a memory cell contains, inter alia, the number of the line connection circuit to which the supply circuit to which the memory cell is assigned is connected. All line connection circuits are continuously scanned cyclically, and at the same time the memory cell assigned to the scanned line connection circuit is addressed in the connection memory. If a message character has arrived on an incoming line and the line connection circuit assigned to this line offers the message character at its output at the time of sampling, the address contained therein is read from the addressed memory cell. This address is the line number of the line connection circuit to which the message character must be passed. On the basis of the address, the line connection circuit in question is activated, the message character is transferred to it and transmitted to the called subscriber via the outgoing line.
  • the object of the invention is to enable the establishment of circular or conference connections in such a switching system. Furthermore, it is an object of the invention to also use the line connection circuits already present in such switching systems for setting up circular or conference connections. Another object of the invention is to transmit the messages sent by a subscriber who is authorized to receive the circular and which are intended for several subscribers to the circular with a time delay.
  • connection memory 1 shows the parts of a switching system which are necessary in order to transmit the messages arriving on incoming lines to certain outgoing lines under the control of the addresses contained in a connection memory.
  • the line connection circuits LT1 to LTn assigned to each incoming and outgoing line Le and La are cyclically scanned by a scanner SC, and at the same time the memory cell SZ1 to SZn assigned to the scanned line connection circuit is also addressed in the connection memory CM.
  • the scanner SC controlled by a central clock T is connected via the scan lines SCL1 and SCL2 to a first decoder D1 and to a second decoder D2.
  • the two decoders D1 and D2 and the scanner SC are constructed in a manner known per se.
  • the first decoder D1 is connected to the line connection circuits LT1 to LTn via the address lines ALL, while the second decoder D2 is connected to the individual memory cells SZ1 to SZn of the connection memory CN via the address lines ALC.
  • the line connection circuits LT1 to LTn and the corresponding memory cells SZ1 to SZn are driven in cyclical order via the address lines ALL and ALC.
  • Each line connection circuit LT1 to LTn is connected to an input buffer EP via an information line IFL and to an output gate OG via information lines IFC.
  • Control lines CL lead from each line connection circuit LT1 to LTn to a central control circuit CCL.
  • the information lines IFL and IFC each shown in the example as a line, as well as the control line CL, of course in practical cases each comprise a large number of parallel lines.
  • the messages transmitted on the information lines IFL are transmitted to the central control circuit CCL via the input buffer EP or are output by the latter to the information line IFC via the output gate OG.
  • the central control circuit CCL is connected to the connection memory CM via read lines RL and write lines WL.
  • the central control circuit CCL is connected to the scanner SC via a further control line in order to transmit to it a criterion SCS which switches the scanning process on or off.
  • the central control circuit CCL is also connected to the first decoder D1 via address lines ADL, via which an address reaches the first decoder when the scanner SC is switched off and is evaluated there to control one of the address lines ALL leading to the line connection circuits LT1 to LTn.
  • the connection memory CM contains, in each of the memory cells SZ1 to SZn assigned to the line connection circuits LT1 to LTn, an information ID which identifies the current state in which the corresponding line connection circuit is located during the sampling instant and an address AD which, in the connected state, corresponds to the address of the latter Corresponds to the line connection circuit with which the scanned line connection unit is connected. The operation of the system shown in Fig. 1 is described below using an example.
  • the line connection circuit LT1 is connected to the line connection unit LT3, that the messages arriving on the incoming line Le1 are to be transmitted to the outgoing line La3.
  • An address corresponding to the first line connection circuit LT1 and the two decoders D1 and D2 are transmitted via the scanner SC and the two scanner lines SCL1 and SCL2.
  • the address line ALL1 is activated and the first line connection circuit LT1 is queried.
  • the address line ALC1 will be the same addressed in time the memory cell SZ1 assigned to the queried line connection circuit LT1.
  • the message character is transferred to the input buffer EP via the information line IFL.
  • the line connection circuit LT1 sends control information via the control lines CL which are received and evaluated in the central control circuit CCL. On the basis of this control information, it is recognized in the central control circuit CCL that the data transferred to the input buffer EP via the information line IFL is a message character.
  • the central control circuit CCL also has at the same time the data read from the addressed memory cell SZ1, from which it is recognized that the selected line connection circuit LT1 is a line connection circuit which is in the connected state and that the message characters emitted by this line connection circuit LT1 to the line connection circuit LT3 must be handed over.
  • This information is contained in the memory area FD or in the address area AD of the first memory cell SZ1 and is transferred in parallel to the central control circuit CCL via the read lines RL.
  • the signal SCS is then formed here, which stops the scanner SC.
  • the address AD taken over from the memory cell SZ1 is transmitted to the first decoder D1 via the address lines ADL and there leads to the activation of the address line ALL3 via which the desired line connection circuit LT3 is reached.
  • the number of circular connection circuits and therefore also the number of additional memory cells in the connection memory depends on the one hand on how many subscribers authorized to receive a circular are to be connected to the switching system on the one hand and on the other hand the maximum number of participants to be involved in a circular connection or in a conference connection.
  • the circular connection circuits are combined into groups, the number of participants in a circular connection corresponds to and the first of which is connected to all subsequent circular connection circuits within the group in such a way that the message character transmitted via the first circular connection circuit simultaneously reaches all further circular connection circuits of this group.
  • FIG. 2 For a more detailed explanation of a circular operation in which more than two subscribers are connected, reference is now made to FIG. 2.
  • the circuit shown there contains n line connection circuits LT1 to LTn, to each of which an incoming line Le and an outgoing line La are connected. It also contains the connection memory CM for all line connection circuits, the central control circuit CCL, the units required for selecting the line connection circuits or for addressing the individual memory cells in the connection memory, namely the two decoders D1 and D2 and the scanner SC and finally the input buffer EP and the output gate OG.
  • the structure of these parts already corresponds to that in FIG. 1 described parts; their mode of operation also corresponds to the mode of operation already described with reference to FIG. 1.
  • the circular connection circuits LTR, LTA to LTE are present in the example, which in the direction of the switching system in the same way as normal line connection circuits with the first decoder D1, the input buffer EP, the output gate OG and the central control circuit CCL are connected via address lines ALL, information lines IFL and IFC and control lines CL.
  • the circular connection circuits LTA to LTE are assigned memory cells SZA to SZE in the connection memory CM, each of which is addressed via one of the address lines ALC when the relevant circular connection circuit is selected.
  • the transmission of the message arriving from a calling subscriber via the incoming line Le1 to five called subscribers will now be described. These should be the subscribers to whom the line connection circuits LT2, LT3, LT100, LT150 and LT200 are assigned.
  • the address of the first address assigned from a group of circular connection circuits in the example the address LNR, was entered into the memory cell SZ1, which is assigned to the subscriber line circuit LT1, on the basis of a circular criterion.
  • the memory cells SZA to SZE assigned to the circular connection circuits LTA to LTE of the group contain the numbers of those line connection circuits to which the message arriving via the incoming line Le1 1 is to be forwarded.
  • the line numbers LN2, LN3, LN 100, LN 150 and LN200 are accordingly at the corresponding locations in the connection memory CM.
  • the first circular connection circuit LTR is connected to the following circular connection circuits LTA to LTE in such a way that a message can be transferred to them at the same time. If the cyclical interrogation of the line connection circuits now begins under these conditions, the first address line ALL1 and ALC1 is selected in the first and in the second decoder D1 and D2. As already described, the line connection circuit LT1 thus selected transmits on the information lines IFL the message character taken over from the incoming line LE1 into the input buffer EP and at the same time delivers control information via the lines CL to the central control circuit CCL. As will be described later with reference to FIG.
  • the message is simultaneously transmitted to all the circular connection circuits LTA to LTE of this group. Then the scanner SC is switched on again and the scanning of the connection circuits is continued. Now the circular connection circuit LTA is selected via the address line ALLA and the message offered there is transferred to the input buffer EP in the manner described via the information line IFL. At the same time, however, the memory cell SZA assigned to the circular connection circuit LTA is also addressed in the connection memory CM, which contains the address of the first called subscriber, in the example the address LN2, which reaches the central control circuit CCL via the read lines RL. Again, the scanner SC is stopped and the read address LN2 is given to the first decoder D1 via the address lines ADL.
  • the address line ALL2 which is connected to the line connection circuit LT2, is selected there by decoding the address LN2.
  • the message contained in the input buffer EP reaches the line connection circuit LT2 via the information lines IFC and is transmitted from there via the outgoing line La2.
  • These processes are repeated until finally the last circular connection circuit LTE is selected via the address line ALL, at the same time addressing the memory cell SZE assigned to it and the address information LN200 contained therein reaching the first decoder D1.
  • the latter selects the line connection circuit LT200 via the address line ALL200, so that the information contained in the input buffer EP is transmitted there via the output gate OG and the information lines IFC and sent out via line La200 to the last of the subscribers involved in this circular connection.
  • the message character arriving via the incoming line Le1 has thus been sent to five called subscribers.
  • FIG. 3 An example of the structure of the central control circuit CCL is shown in FIG. 3 exposed that the control information arriving via the control lines CL is transmitted as 3-bit information and that the information transmitted via the information lines IFL and IFC each comprise K bits.
  • the example assumes that whenever a message character is available for transmission in a line connection circuit, the bit combination 001 is transmitted as control information.
  • the line connection circuit LT1 has now been selected via the scanner SC and the first decoder D1 and transmits this via the information lines IFL a message character to the input buffer EP and at the same time the bit combination 001 on the control lines CL, this bit combination is in the central control circuit CCL evaluated a first gate arrangement G11 to G 14 to form a preparation signal for the gate G2 and for the gates G31 to G3m.
  • the bits of the information ID and the address information AD which are taken over via the read lines RL from the memory cell SZ1 addressed via the second decoder D2, are passed through the gates G31 to G3m to the output of these gates.
  • the address information AD of the desired subscriber line circuit contained in the memory cell SZ1 in the form of m bits is now transmitted to the first decoder D1 via the address lines ADL, and at the same time the message character which is in the input buffer EP is transmitted via the gates G61 to G6k was temporarily stored in the form of a k-bit message character, transmitted to the output gate OG.
  • a specific address line is selected on the basis of the address transmitted via the address lines ADL, so that the line or circular connection circuit connected to this line takes over the message character transmitted on the information lines IFC.
  • the scanner Since the scanner operates in a clock-controlled manner in a manner known per se, after the stop signal SCS has been switched off, the scanning process is continued with the next clock pulse at the point reached previously, i.e. now the cyclically following address line is used to select the line or circular connection circuit connected to it.
  • the circuit arrangement described also enables conference mode in which the participants not only receive the messages sent by a subscriber station but can also send messages to all participants in the opposite direction.
  • conference operation reference is made to FIG. 4.
  • the circuit arrangement shown there largely corresponds in terms of structure and mode of operation to the arrangement described in FIG. 2.
  • Conference operation is possible in that the address of the first circular connection circuit of a group of circular connection circuits is now entered in the memory cell which is assigned to such a line connection circuit via which a called subscriber involved in the circular operation is connected. This can be done in each case following a circular news broadcast, for example after the end-of-message message has been sent out by the calling subscriber.
  • the first of the participants in the circular operation who then sends out a criterion agreed as a conference criterion is regarded as the new calling participant.
  • the subscriber who is connected to the normal line connection circuit LT100 is the first to send out such a criterion.
  • the address LNR of the first circular connection circuit LTR is then entered into the memory cell ST100 assigned to this line connection unit, and the address LN1 of the previously calling line connection unit LT1 is entered into the memory cell in which the address of the now calling line connection circuit LT100 was previously entered.
  • Each message sent by the line connection circuit LT100 which is now regarded as the calling subscriber circuit, is sent to the first circular connection circuit LTR and from this in parallel to the following circular connection circuits LTA to LTE of the group when the line connection unit LT100 is queried by evaluating the address LNR read from the connection memory CM transfer. This is done in the manner described with reference to FIGS. 2 and 3.
  • the message thus transferred from the circular connection circuits LTA to LTE during the query via the information lines IFL into the input buffer EP is thus controlled by the addresses LN2, LN3, LN1, LN150 and LN200 contained in the corresponding memory cells SZA to SZE of the connection memory CM Line connection units LT2, LT3, LT1, LT150 and LT200 transmitted.
  • the calling subscriber After the end of the news broadcast, the calling subscriber again sends an end of message character, whereupon another of the Participants in conference operations can send out the conference criterion.
  • the number of the first circular connection circuit is then again entered into the memory cell which is assigned to the corresponding line connection unit, and the address in the memory cell which was previously considered to be calling is entered by the address of the line connection unit now considered to be calling.
  • each of the participants in the circular operation can send. Send a message of the conference criterion to all other participants.
  • the invention was explained using an example in which a maximum of five participants can be involved in a circular or conference connection. It is of course possible to increase the maximum number of participants. For example, with a maximum number of eight participants participating in a circular or conference call, nine circular connection circuits are provided, the first being connected to the eight following circular connection circuits in such a way that the message characters are simultaneously transferred from the first circular connection circuit to the eight further circular connection circuits .
  • nine circular connection circuits are provided, the first being connected to the eight following circular connection circuits in such a way that the message characters are simultaneously transferred from the first circular connection circuit to the eight further circular connection circuits .
  • FIG. 5 There, eight circular connection circuits are grouped together.
  • a first group contains the circular connection circuits LTR1, LTA1 to LTH1 and a second group contains the circular connection circuits LTR2, LTA2 to LTH2.
  • 5 only the subscriber and circular connection circuits and the central connection memory CM and the information paths running between the subscriber and circular connection circuits and the connection memory CM are shown.
  • the circuit is constructed as described with reference to FIGS. 2 to 4. It can be seen from FIG. 5 that when the first line connection unit LT1, on whose incoming line Le1 a circular message for a large number of subscribers arrives, the first circular connection circuit LTR1 of the first group is selected by evaluating the address LNR1 and thus the message the following circular connection circuits LTA1 to LTH1 of the first group are transmitted in parallel.
  • the address of the first circular connection circuit LTR2 of the second group is taken from a memory cell SZR1 assigned to it and the message is now also transferred to it. From there, the message is sent in parallel to all subsequent circular connection circuits LTA2 to LTH2 of the second group.
  • the message characters arriving via the incoming line Le are thus transmitted to 16 different subscriber line circuits and sent out via the corresponding outgoing lines. In the example, however, only the subscriber line circuits LT2, LT300, LT400 and LT3000 and the outgoing lines La2, La300, La400 and La3000 are shown.

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Medicines That Contain Protein Lipid Enzymes And Other Medicines (AREA)
EP79101544A 1978-06-02 1979-05-21 Anordnung zum Aufbau von Rundschreib- und Konferenzverbindungen Expired EP0005784B1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US911720 1978-06-02
US05/911,720 US4203001A (en) 1978-06-02 1978-06-02 Apparatus for establishing multi-address and conference call connections

Publications (2)

Publication Number Publication Date
EP0005784A1 EP0005784A1 (de) 1979-12-12
EP0005784B1 true EP0005784B1 (de) 1980-12-10

Family

ID=25430745

Family Applications (1)

Application Number Title Priority Date Filing Date
EP79101544A Expired EP0005784B1 (de) 1978-06-02 1979-05-21 Anordnung zum Aufbau von Rundschreib- und Konferenzverbindungen

Country Status (15)

Country Link
US (1) US4203001A (es)
EP (1) EP0005784B1 (es)
JP (1) JPS54159106A (es)
AR (1) AR230136A1 (es)
AT (1) AT368669B (es)
AU (1) AU532302B2 (es)
BR (1) BR7903468A (es)
CA (1) CA1123501A (es)
DE (1) DE2960064D1 (es)
DK (1) DK231079A (es)
ES (1) ES481121A0 (es)
IN (1) IN152220B (es)
MX (1) MX146647A (es)
YU (1) YU129079A (es)
ZA (1) ZA792727B (es)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4293946A (en) * 1979-11-21 1981-10-06 International Telephone And Telegraph Corporation Trilateral duplex path conferencing system with broadcast capability
US4379946A (en) * 1980-06-05 1983-04-12 Nippon Telegraph & Telephone Public Corporation Signalling system and signal control equipment for multi-address calling
US4475189A (en) * 1982-05-27 1984-10-02 At&T Bell Laboratories Automatic interactive conference arrangement
US4455647A (en) * 1982-06-14 1984-06-19 Siemens Corporation Apparatus for establishing multi-address connections
US4479195A (en) * 1982-09-07 1984-10-23 At&T Bell Laboratories Data conference system
CA1165842A (en) * 1982-10-25 1984-04-17 Vincent G. Leblanc Telephone conference bridge system
US4544804A (en) * 1983-01-24 1985-10-01 At&T Bell Laboratories Conference control transfer arrangement
US4748618A (en) * 1986-05-21 1988-05-31 Bell Communications Research, Inc. Telecommunications interface
DE4023032A1 (de) * 1990-07-20 1992-01-23 Siemens Nixdorf Inf Syst Verfahren zur steuerung eines digitalen koppelfeldspeichers
US5974486A (en) * 1997-08-12 1999-10-26 Atmel Corporation Universal serial bus device controller comprising a FIFO associated with a plurality of endpoints and a memory for storing an identifier of a current endpoint
US6148354A (en) 1999-04-05 2000-11-14 M-Systems Flash Disk Pioneers Ltd. Architecture for a universal serial bus-based PC flash disk

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DD25090A (es) *
DE1059022B (de) * 1958-02-07 1959-06-11 Siemens Ag Schaltungsanordnung fuer Fernschreibwaehlvermittlungsanlagen mit einer Rundschreibeinrichtung
FR79490E (fr) * 1961-04-05 1962-12-07 Bayer Ag Fabrication d'huiles silicones
US3495041A (en) * 1967-03-14 1970-02-10 Bell Telephone Labor Inc Tdm conference control circuit featuring crosstalk reduction by changing the sequence of station interconnections
FR1568812A (es) * 1967-11-21 1969-05-30
FR1578837A (es) * 1968-03-28 1969-08-22
DE1762761C3 (de) * 1968-08-21 1974-08-22 Siemens Ag, 1000 Berlin Und 8000 Muenchen Verfahren zum Aufbau von Rundschreibverbindungen in zentralgesteuerten Fernschreib- Wählvermittlungs anlagen
DE2226626A1 (de) * 1972-05-31 1973-12-13 Siemens Ag Verfahren zur zeichenumsetzung in programmgesteuerten datenwaehlvermittlungssystemen
DD100009A1 (es) * 1972-10-23 1973-09-05
US3903047A (en) * 1973-10-23 1975-09-02 Gen Electric Process for the production of silanol-stopped diorgano-polysiloxanes
DE2460603B2 (de) * 1974-12-20 1978-07-20 Siemens Ag, 1000 Berlin Und 8000 Muenchen Verfahren zur Herstellung von Konferenzverbindungen in Fernschreibwahlvermittlungsanlagen

Also Published As

Publication number Publication date
ES8100582A1 (es) 1980-11-01
AU4763579A (en) 1979-12-06
US4203001A (en) 1980-05-13
ES481121A0 (es) 1980-11-01
YU129079A (en) 1982-06-30
JPS54159106A (en) 1979-12-15
MX146647A (es) 1982-07-21
AT368669B (de) 1982-10-25
EP0005784A1 (de) 1979-12-12
CA1123501A (en) 1982-05-11
AR230136A1 (es) 1984-02-29
ATA397279A (de) 1982-02-15
JPS6119193B2 (es) 1986-05-16
ZA792727B (en) 1980-07-30
DE2960064D1 (en) 1981-02-19
IN152220B (es) 1983-11-19
AU532302B2 (en) 1983-09-22
DK231079A (da) 1979-12-03
BR7903468A (pt) 1980-01-15

Similar Documents

Publication Publication Date Title
DE3041600C2 (de) Verfahren und Schaltungsanordnung zum Übertragen von Datensignalen zwischen an Datenvermittlungseinrichtungen einer Datenvermittlungsanlage angeschlossenen Datensignalsendern und Datensignalempfängern
EP0005784B1 (de) Anordnung zum Aufbau von Rundschreib- und Konferenzverbindungen
DE2022096B2 (de) Verfahren zur Steuerung des Datenübertragungsverkehrs in einem eine zentrale Steuereinheit und eine Vielzahl von Endstellen umfassenden Übertragungssystem
DE2036815C3 (de) Schaltungsanordnung für eine Nebenstellenanlage mit einer beschränkten Anzahl von Nebenstellen
EP0006145A1 (de) Schaltungsanordnung für eine Vermittlungsanlage mit Mikroprozessoren
DE2036796A1 (de) Nachrichtenübertragungssystem
DE3041556A1 (de) Verfahren und schaltungsanordnung zur vermittlung von daten zwischen datenendgeraeten
DE1295595B (de) Verfahren zur UEbertragung von Datennachrichten ueber eine digitale Datenuebertragungsanlage
DE2339392A1 (de) Verfahren und vorrichtung zum aufrufen von stationen in einem nachrichtenuebertragungssystem
DE3808413C1 (es)
DE2912825C3 (de) Schaltungsanordnung zur Abgabe von digitalen Nachrichtensignalen im Zuge von Rundschreibverbindungen über eine Datenvermittlungsanlage
CH656276A5 (de) Verfahren und schaltungsanordnung zum uebertragen von datensignalen zwischen datenvermittlungseinrichtungen einer datenvermittlungsanlage.
DE3041541A1 (de) Schaltungsanordnung zum uebertragen von datensignalen zwischen jeweils zwei datenendgeraeten einer datenuebertragungsanlage
DE2257644B2 (de) Drahtfunksystem
DE1487698A1 (de) Zwischenverbindungsstelle fuer Fernmeldeanlagen
DE1512858B2 (de) Verfahren zum Aufbau von Verbindungen in einem Fernmelde-, insbesondere Fernsprechnetz
DE2262265C3 (de) Datenvermittlungssystem
EP0066668B1 (de) Verfahren zum Betrieb einer Fernsprechanlage
CH621902A5 (es)
EP0348810B1 (de) Verfahren zur Adressierung von Prozessoreinheiten und Schaltungsanordnung zur Durchführung des Verfahrens
DE2316478B2 (de) Verfahren zur Prüfung und Aufrechterhaltung der Funktionsfähigkeit eines Zeitmultiples-Vermittlungsnetzes
DE2945710C2 (de) Schaltungsanordnung zum Austausch von Informationen zwischen Steuereinrichtungen von Fernmelde-, insbesondere Fernsprechvermittlungsanlagen
DE4023032C2 (es)
DE950300C (de) Schaltungsanordnung fuer Fernschreibvermittlungen
DE2045445C3 (de) Verfahren und Schaltungsanordnungen zur Binär-Datenübertragung über geschlossene Schleifenleitungen

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Designated state(s): BE CH DE FR GB IT NL SE

17P Request for examination filed
ITF It: translation for a ep patent filed
GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Designated state(s): BE CH DE FR GB IT NL SE

REF Corresponds to:

Ref document number: 2960064

Country of ref document: DE

Date of ref document: 19810219

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 19820531

Year of fee payment: 4

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Effective date: 19831201

NLV4 Nl: lapsed or anulled due to non-payment of the annual fee
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 19840524

Year of fee payment: 6

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: SE

Payment date: 19840630

Year of fee payment: 6

Ref country code: BE

Payment date: 19840630

Year of fee payment: 6

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 19840726

Year of fee payment: 6

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: CH

Payment date: 19840824

Year of fee payment: 6

GBPC Gb: european patent ceased through non-payment of renewal fee
PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Effective date: 19860522

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19870130

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Effective date: 19881118

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CH

Effective date: 19890531

Ref country code: BE

Effective date: 19890531

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Effective date: 19900201

EUG Se: european patent has lapsed

Ref document number: 79101544.9

Effective date: 19870225

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT