[go: up one dir, main page]

DE69716308D1 - Ausgangspufferschaltung - Google Patents

Ausgangspufferschaltung

Info

Publication number
DE69716308D1
DE69716308D1 DE69716308T DE69716308T DE69716308D1 DE 69716308 D1 DE69716308 D1 DE 69716308D1 DE 69716308 T DE69716308 T DE 69716308T DE 69716308 T DE69716308 T DE 69716308T DE 69716308 D1 DE69716308 D1 DE 69716308D1
Authority
DE
Germany
Prior art keywords
output buffer
buffer circuit
circuit
output
buffer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69716308T
Other languages
English (en)
Other versions
DE69716308T2 (de
Inventor
Hideki Taniguchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Publication of DE69716308D1 publication Critical patent/DE69716308D1/de
Application granted granted Critical
Publication of DE69716308T2 publication Critical patent/DE69716308T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0013—Arrangements for reducing power consumption in field effect transistor circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
DE69716308T 1997-05-01 1997-05-01 Ausgangspufferschaltung Expired - Fee Related DE69716308T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP1997/001506 WO1998051012A1 (en) 1997-05-01 1997-05-01 Output buffer circuit

Publications (2)

Publication Number Publication Date
DE69716308D1 true DE69716308D1 (de) 2002-11-14
DE69716308T2 DE69716308T2 (de) 2003-03-06

Family

ID=14180496

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69716308T Expired - Fee Related DE69716308T2 (de) 1997-05-01 1997-05-01 Ausgangspufferschaltung

Country Status (6)

Country Link
US (1) US6278294B1 (de)
EP (1) EP0980145B1 (de)
KR (1) KR100354305B1 (de)
CN (1) CN1254456A (de)
DE (1) DE69716308T2 (de)
WO (1) WO1998051012A1 (de)

Families Citing this family (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6460168B1 (en) * 1998-04-23 2002-10-01 Matsushita Electric Industrial Co., Ltd. Method of designing power supply circuit and semiconductor chip
JP3649640B2 (ja) * 2000-03-03 2005-05-18 松下電器産業株式会社 半導体レジスタ素子
KR100506887B1 (ko) * 2000-12-28 2005-08-08 매그나칩 반도체 유한회사 패드 구동 용량을 자동으로 조절하는 출력 버퍼
JP4542714B2 (ja) * 2001-01-09 2010-09-15 Ｏｋｉセミコンダクタ株式会社 半導体集積回路
JP4327411B2 (ja) * 2001-08-31 2009-09-09 株式会社ルネサステクノロジ 半導体装置
FR2839829B1 (fr) * 2002-05-14 2005-07-08 St Microelectronics Sa Buffer pour circuit a contact
JP4145565B2 (ja) * 2002-05-17 2008-09-03 株式会社ルネサステクノロジ 半導体装置
JP3609805B2 (ja) 2002-07-11 2005-01-12 松下電器産業株式会社 ブロック間インタフェース回路およびシステムｌｓｉ
JP2006059910A (ja) * 2004-08-18 2006-03-02 Fujitsu Ltd 半導体装置
CN100413073C (zh) * 2005-03-30 2008-08-20 中芯国际集成电路制造(上海)有限公司 用于避免多电源输入/输出的瞬态短路电流的集成电路
KR101261611B1 (ko) * 2005-09-15 2013-05-06 삼성디스플레이 주식회사 액정표시장치
JP4978094B2 (ja) * 2006-07-31 2012-07-18 富士通セミコンダクター株式会社 出力バッファ回路
US7932754B1 (en) * 2006-08-17 2011-04-26 National Semiconductor Corporation Optimal control of charge-modulated gate drivers
CN100583288C (zh) * 2006-09-11 2010-01-20 盛群半导体股份有限公司 应用于存储电路的省电电路及其控制方法
US7965728B2 (en) * 2006-11-14 2011-06-21 St-Ericsson Sa Buffer for driving capacitive load
JP4896159B2 (ja) * 2006-12-26 2012-03-14 ルネサスエレクトロニクス株式会社 Ｃｍｏｓ回路及び半導体装置
US8400211B2 (en) * 2010-10-15 2013-03-19 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated circuits with reduced voltage across gate dielectric and operating methods thereof
US8339185B2 (en) 2010-12-20 2012-12-25 Sandisk 3D Llc Charge pump system that dynamically selects number of active stages
US8692609B2 (en) * 2011-02-25 2014-04-08 Peregrine Semiconductor Corporation Systems and methods for current sensing
US8638157B2 (en) * 2011-05-23 2014-01-28 Arm Limited Level shifting circuitry
US8653882B2 (en) * 2012-03-29 2014-02-18 Apple Inc. Controlling over voltage on a charge pump power supply node
US20150249449A1 (en) * 2012-09-27 2015-09-03 QUALCOMM INCORPORATED 5775 Morehouse DriveSan Diego92121-1714 Power switch cell with adaptive body bias
US8836412B2 (en) 2013-02-11 2014-09-16 Sandisk 3D Llc Charge pump with a power-controlled clock buffer to reduce power consumption and output voltage ripple
US8981835B2 (en) 2013-06-18 2015-03-17 Sandisk Technologies Inc. Efficient voltage doubler
US9024680B2 (en) 2013-06-24 2015-05-05 Sandisk Technologies Inc. Efficiency for charge pumps with low supply voltages
US9077238B2 (en) 2013-06-25 2015-07-07 SanDisk Technologies, Inc. Capacitive regulation of charge pumps without refresh operation interruption
US9007046B2 (en) 2013-06-27 2015-04-14 Sandisk Technologies Inc. Efficient high voltage bias regulation circuit
US9246382B2 (en) * 2013-08-08 2016-01-26 Micron Technology, Inc. Charge pump including supply voltage-based control signal level
US9154027B2 (en) * 2013-12-09 2015-10-06 Sandisk Technologies Inc. Dynamic load matching charge pump for reduced current consumption
JP2016004896A (ja) * 2014-06-17 2016-01-12 マイクロン テクノロジー， インク． 半導体装置
US9917507B2 (en) 2015-05-28 2018-03-13 Sandisk Technologies Llc Dynamic clock period modulation scheme for variable charge pump load currents
US9647536B2 (en) 2015-07-28 2017-05-09 Sandisk Technologies Llc High voltage generation using low voltage devices
US9520776B1 (en) 2015-09-18 2016-12-13 Sandisk Technologies Llc Selective body bias for charge pump transfer switches
US9755644B2 (en) * 2015-09-30 2017-09-05 Lapis Semiconductor Co., Ltd. Interface circuit
US10727820B2 (en) * 2018-05-30 2020-07-28 Advanced Micro Devices, Inc. Power- and area-efficient clock detector
US10833672B2 (en) * 2018-11-15 2020-11-10 Rohm Co., Ltd. Driving circuit for high-side transistor, switching circuit, and controller for DC/DC converter
CN114110647B (zh) * 2021-11-29 2023-06-27 西安热工研究院有限公司 一种提高火电机组锅炉mft保护可靠性的系统及方法

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5891680A (ja) 1981-11-26 1983-05-31 Fujitsu Ltd 半導体装置
JPS60224325A (ja) * 1984-04-23 1985-11-08 Nec Corp ３ステ−ト出力回路
JPS621191A (ja) 1985-03-11 1987-01-07 Nec Ic Microcomput Syst Ltd 信号出力回路
JPS62276921A (ja) 1986-05-26 1987-12-01 Mitsubishi Electric Corp ドライバ−回路
JP2767909B2 (ja) * 1989-07-17 1998-06-25 日本電気株式会社 出力バッファ回路
JPH0435118A (ja) * 1990-05-25 1992-02-05 Matsushita Electric Ind Co Ltd ３ステート出力回路
JP3253389B2 (ja) 1992-03-31 2002-02-04 株式会社東芝 半導体集積回路装置
US5321319A (en) * 1992-06-08 1994-06-14 Advanced Micro Devices, Inc. High speed CMOS bus driver circuit that provides minimum output signal oscillation
JP2672235B2 (ja) * 1992-07-13 1997-11-05 松下電子工業株式会社 半導体装置
JPH088718A (ja) * 1994-06-23 1996-01-12 Fujitsu Ltd 出力バッファ回路
JP3369384B2 (ja) * 1995-07-12 2003-01-20 三菱電機株式会社 出力バッファ回路
JP2861910B2 (ja) * 1996-01-26 1999-02-24 日本電気株式会社 出力回路
JPH10285013A (ja) * 1997-04-08 1998-10-23 Mitsubishi Electric Corp 出力バッファ回路
JP3288962B2 (ja) * 1997-11-10 2002-06-04 日本プレシジョン・サーキッツ株式会社 ３値出力回路

Also Published As

Publication number Publication date
EP0980145A4 (de) 2000-09-20
KR20010012143A (ko) 2001-02-15
EP0980145A1 (de) 2000-02-16
KR100354305B1 (ko) 2002-09-28
WO1998051012A1 (en) 1998-11-12
US6278294B1 (en) 2001-08-21
DE69716308T2 (de) 2003-03-06
CN1254456A (zh) 2000-05-24
EP0980145B1 (de) 2002-10-09

Similar Documents

Publication Publication Date Title
DE69716308D1 (de) Ausgangspufferschaltung
NO993487D0 (no) Utgangsbuffer
DE69412667D1 (de) Überspannungstolerante Ausgangspufferschaltung
DE69618123D1 (de) Ausgangsschaltung
DE69816023D1 (de) Schaltungsanordnung
DE69804627D1 (de) Mehrkammer-ausgabebehälter
DE69832828D1 (de) Ausgangsschaltung
DE69717893D1 (de) Ausgangpufferschaltung
DE69515407D1 (de) Ausgangspufferschaltung
DE69824676D1 (de) Ausgabevorrichtung
DE69620323D1 (de) Eingangspufferschaltung
KR970004348A (ko) 출력회로
DE69725829D1 (de) Halbleiterausgangpufferschaltung
DE69839322D1 (de) Schnittstellenschaltung
DE69814039D1 (de) Ausstossvorrichtung
DE69816950D1 (de) Schaltungsanordnung
DE69804412D1 (de) Tristate-Ausgangsschaltung
DE69828146D1 (de) Schaltungsanordnung
DE69735047D1 (de) Verzögerungsschaltung
DE69713480D1 (de) Schaltungsanordnung
DE69618135D1 (de) Ausgangsschaltung
DE60043331D1 (de) Ausgangsschaltung
DE69726365D1 (de) Ausgangsschaltung
DE69709604D1 (de) Schaltungsanordnung
DE69922798D1 (de) Pufferschaltung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee